## 68HC12 INSTRUCTION LIST (reduced)

## Loads, Stores, and Transfers

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Clear Memory Byte	CLR			Χ	Χ	Χ		m(ea) <= 0
Clear Accumulator A (B)	CLRA (B)						Χ	A <= 0
Load Accumulator A (B)	LDAA (B)	Χ	Χ	Χ	Χ	Χ		A <= [m(ea)]
Load Double Accumulator D	LDD	Χ	Χ	Χ	Χ	Χ		D <= [m(ea, ea+1)]
Load Effective Address into SP (X or Y)	LEAS (A,B)							SP <= ea
Store Accumulator A (B)	STAA (B)	Χ	Χ	Χ	Χ	Χ		m(ea) <= (A)
Store Double Accumulator D	STD	Χ	Χ	Χ	Χ	Χ		m(ea, ea+1) <= D
Transfer A to B	TAB						Χ	B <= (A)
Transfer A to CCR	TAP						Χ	CCR <= (A)
Transfer B to A	TBA						Χ	A <= B
Transfer CCR to A	TPA						Χ	A <= (CCR)
Exchange D with X (Y)	XGDX						Χ	D <=> (X )
Pull A (B) from Stack	PULA(B)						Χ	$A \le [m(SP)], SP \le (SP)+1$
Push A (B) onto Stack	PSHA(B)						Χ	SP <= (SP)-1, m(SP) <= A

## **Arithmetic Operations**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Add Accumulators	ABA						Χ	A <= (A) + (B)
Add with Carry to A (B)	ADCA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) + [m(ea)] + (C)$
Add Memory to A (B)	ADDA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) + [m(ea)]$
Add Memory to D (16 Bit)	ADDD	Χ	Χ	Χ	Χ	Χ		$D \le (D) + [m(ea,ea+1)]$
Decrement Memory Byte	DEC			Χ	Χ	Χ		$m(ea) \le [m(ea)] - 1$
Decrement Accumulator A (B)	DECA (B)						Χ	A <= (A) – 1
Increment Memory Byte	INC			Χ	Χ	Χ		m(ea) <= [m(ea)] + 1
Increment Accumulator A (B)	INCA (B)						Χ	A <= (A) + 1
Subtract with Carry from A (B)	SBCA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) - [m(ea)] - C$
Subtract Memory from A (B)	SUBA (B)	Χ	Χ	Χ	Χ	Χ		$A \le (A) - [m(ea)]$
Subtract Memory from D (16 Bit)	SUBD	Χ	Χ	Χ	Χ	Χ		$D \le (D) - [m(ea,ea+1)]$
Multiply (byte, unsigned)	MUL						Χ	D <= (A) x (B)
Multiply word, unsigned (signed)	EMUL(S)						Х	$Y:D \leq (D) \times (Y)$
Unsigned (signed) 32 by 16 divide	EDIV(S)						Χ	$X \le (Y:D) /.(X), Y \le quotient, D \le remainder$
Fractional Divide (D < X)	FDIV						Χ	X <= (D) /.(X), D <= remainder
Integer Divide (unsigned)	IDIV						Χ	X <= (D) /.(X), D <= remainder

## **Logical Operations**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
AND A (B) with Memory	ANDA (B)	Χ	Χ	Χ	Χ	Χ		A <= A • [m(ea)]
Bit(s) Test A (B) with Memory	BITA (B)	Χ	Χ	Χ	Χ	Χ		A • [m(ea)]
One's Complement Memory Byte	COM			Χ	Χ	Χ		m(ea) <= [/m(ea)]
One's Complement A (B)	COMA (B)						Χ	A <= /A
OR A (B) with Memory (Exclusive)	EORA (B)	Χ	Χ	Χ	Χ	Х		A <= A ⊕ [m(ea)]
OR A (B) with Memory (Inclusive)	ORAA (B)	Χ	Χ	Χ	Χ	Χ		A <= A + [m(ea)]

#### **Shift and Rotate**

Function	Mnemonic	IMM	DIR	XT	IDX	[IDX]	INH	Operation
Arithmetic/Logical Shift Left Memory	ASL/LSL			Χ	Χ	Χ		<u></u>
Arithmetic/Logical Shift Left A (B)	ASLA(B)						Χ	0 01
Arithmetic/Logical Shift Left Double	ASLD/LSLD						Χ	C b7 A b0 b7 B b0
Arithmetic Shift Right Memory	ASR			Χ	Χ	Χ		
Arithmetic Shift Right A (B)	ASRA(B)						Χ	167 60 C
Logical Shift Right A (B)	LSRA(B)						Χ	0
Logical Shift Right Memory	LSR			Χ	Χ	Χ		b7 b0 C
Logical Shift Right D	LSRD						Χ	0-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1
Rotate Left Memory	ROL			Χ	Χ	Χ		
Rotate Left A (B)	ROLA(B)						Χ	C 67 60
Rotate Right A (B)	RORA(B)						Χ	
Rotate Right Memory	ROR			Χ	Χ	Χ		67 60 C

## **Compare & Test**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Compare A to B	CBA						Χ	(A)-(B)
Compare A (B) to Memory	CMPA (B)	Χ	Χ	Χ	Χ	Χ		(A) - [m(ea)]
Compare D to Memory (16 Bit)	CPD	Χ	Χ	Χ	Χ	Χ		(D) - [m(ea,ea+1)]
Compare SP to Memory (16 Bit)	CPS	Χ	Χ	Χ	Χ	Χ		(SP) - [m(ea,ea+1)]
Compare X (Y) to Memory (16 Bit)	CPX	Χ	Χ	Χ	Χ	Χ		(X) - [m(ea,ea+1)]
Test memory for 0 or minus	TST			Χ	Χ	Χ		m(ea) - 0
Test A (B) for 0 or minus	TSTA (B)						Χ	(A)-0

#### **Short Branches**

Function	Mnemonic	REL	DIR	IDX	[IDX]	PC <= ea if
Branch ALWAYS	BRA	Χ				
Branch if Carry Clear	BCC	Χ				C = 0 ?
Branch if Carry Set	BCS	Χ				C = 1 ?
Branch if Equal Zero	BEQ	Χ				Z = 1 ?
Branch if Not Equal	BNE	Χ				Z = 0 ?
Branch if Minus	BMI	Χ				N = 1 ?
Branch if Plus	BPL	Χ				N = 0 ?
Branch if Bit(s) Clear in Memory Byte	BRCLR		Χ	Χ		[m(ea)]•mask=0
Branch if Bit(s) Set in Memory Byte	BRSET		Χ	Χ		[/m(ea)]•mask=0
Branch if Overflow Clear	BVC	Χ				V = 0 ?
Branch if Overflow Set	BVS	Χ				V = 1 ?
Branch if Greater Than	BGT	Χ				Signed >
Branch if Greater Than or Equal	BGE	Х				$Signed \geq$
Branch if Less Than or Equal	BLE	Χ				Signed ≤
Branch if Less Than	BLT	Χ				Signed <
Branch if Higher	BHI	Χ				Unsigned >
Branch if Higher or Same (same as BCC)	BHS	Χ				Unsigned ≥
Branch if Lower or Same	BLS	Χ				Unsigned ≤
Branch if Lower (same as BCS)	BLO	Χ				Unsigned <
Branch Never	BRN	Χ				3-cycle NOP

**Long branch** mnemonic = L + Short branch mnemonic, e.g.: BRA  $\rightarrow$  LBRA

#### **Loop Primitive Instructions** (counter ctr = A, B, or D)

Function	Mnemonic	REL	DIR	EXT	IDX	[IDX]	INH	Operation
Decrement counter & branch if =0	DBEQ	Χ						ctr <= (ctr)-1, if (ctr)=0 => PC <= ea
Decrement counter & branch if $\neq 0$	DBNE	Χ						ctr <= (ctr)-1, if (ctr) ≠0 => PC <= ea
Increment counter & branch if =0	IBEQ	Χ						ctr <= (ctr)+1, if (ctr)=0 => PC <= ea
Increment counter & branch if $\neq 0$	IBNE	Χ						ctr <= (ctr)+1, if (ctr) ≠0 => PC <= ea
Test counter & branch if =0	DBEQ	Χ						if (ctr)=0 => PC <= ea

#### **Subroutine Calls and Returns**

Function	Mnemonic	REL	DIR	EXT	IDX	[IDX]	INH	Operation
Branch to Subroutine	BSR	Χ						SP <= (SP)-2, m(SP) <= (PC), PC <= ea
Jump to Subroutine	JSR		Χ	Χ	Χ	Χ		SP <= (SP)-2, m(SP) <= (PC), PC <= ea
CALL a Subroutine (expanded memory)	CALL		Х	X	Х	Х		SP <= (SP)-2, m(SP) <= (PC), PC <= ea SP <= (SP)-1, m(SP) <= (PPG), PC <= pg
Return from Subroutine	RTS						Χ	PC <= [m(SP)], SP <= (SP)+2
Return from call	RTC						X	PPG <= [m(SP)], SP <= (SP)+1, PC <= [m(SP)], SP <= (SP)+2

Function	Mnemonic	DIR	EXT	IDX	[IDX]	INH	Operation
Jump	JMP	Χ	Х	Χ	Χ		PC <= ea

The **jump** instruction allows control to be passed to any address in the 64-Kbyte memory map.

#### **Stack and Index Register Instructions**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Decrement Index Register X (Y)	DEX (Y)						Χ	X <= (X) - 1
Increment Index Register X (Y)	INX (Y)						Χ	X <= (X) + 1
Load Index Register X (Y)	LDX(Y)	Χ	Χ	Χ	Χ	Χ		$X \leq [m(ea,ea+1)]$
Pull X (Y) from Stack	PULX						Х	X <= [m(SP,SP+1)] SP <= (SP) + 2
Push X (Y) onto Stack	PSHX (Y)						Х	m(SP,SP+1) <= (X) SP <= (SP) - 2
Store Index Register X (Y)	STX (X)	Χ	Χ	Χ	Χ	Х		m(ea,ea+1) <= X
Add Accumulator B to X (Y)	ABX (Y)						Χ	$X \le (X) + (B)$
Decrement Stack Pointer	DES						Χ	SP <= (SP) - 1
Increment Stack Pointer	INS						Χ	SP <= (SP) + 1
Load Stack Pointer	LDS	Χ	Χ	Χ	Χ	Χ		SP <= [m(ea,ea+1)]
Store Stack Pointer	STS	Χ	Χ	Χ	Χ	Χ		m(ea,ea+1) <= (SP)
Transfer SP to X (Y)	TSX (Y)						Χ	X <= (SP)
Transfer X (Y) to SP	TXS (Y)						Χ	SP <= (X)
Exchange D with X (Y)	XGDX (Y)						Χ	(D) <=> (X)

Function	Mnemonic	INH	Operation
Return from Interrupt	RTI	X	$ \begin{split} (M_{(SP)}) &\Rightarrow CCR; (SP) + \$0001 \Rightarrow SP \\ (M_{(SP)} \colon M_{(SP+1)}) &\Rightarrow B \colon A; (SP) + \$0002 \Rightarrow S \\ (M_{(SP)} \colon M_{(SP+1)}) &\Rightarrow X_H \colon X_L; (SP) + \$0004 \Rightarrow S \\ (M_{(SP)} \colon M_{(SP+1)}) &\Rightarrow PC_H \colon PC_L; (SP) + \$0002 \Rightarrow \\ (M_{(SP)} \colon M_{(SP+1)}) &\Rightarrow Y_H \colon Y_L; (SP) + \$0004 \Rightarrow S \end{split} $
Software Interrupt	SWI	X	
Wait for Interrupt	WAI	X	

#### **Interrupt Handling**

The software interrupt (SWI) instruction is similar to a JSR instruction, except the contents of all working CPU registers are saved on the stack rather than just the return address. SWI is unusual in that it is requested by the software program as opposed to other interrupts that are requested asynchronously to the executing program.

ed Addressing Mode Postbyte Encoding (xb)

# **Reference Guide for TST Instruction**

TST opr16a	(M) - 0	EXT	F7 hh 11	rPO rOP	 $\Delta\Delta00$	ĺ
TST oprx0_xysp	Test Memory for Zero or Minus	IDX	E7 xb	rPf rfP		
TST oprx9,xysp		IDX1	E7 xb ff	rPO rPO		
TST oprx16,xysp		IDX2	E7 xb ee ff	frPP frPP		
TST [D,xysp]		[D,IDX]	E7 xb	fIfrPf fIfrfP		
TST [oprx16,xysp]		[IDX2]	E7 xb ee ff	fIPrPf fIPrfP		
TSTA	(A) – 0 Test A for Zero or Minus	INH	97	0 0		
TSTB	(B) – 0 Test B for Zero or Minus	INH	D7	0 0		

# **Reference Guide for JSR Instruction**

Source Form	Operation	Addr.	Machine	Access D	)etail	SYHI	NZVC
COURSE TOTAL	Operation	Mode	Coding (hex)	HCS12	HC12	O X III	
JSR opr8a	(SP) -2 ⇒ SP;	DIR	17 dd	SPPP	PPPS		
JSR opr16a	$RTN_H:RTN_L \Rightarrow M_{(SP)}:M_{(SP+1)}$	EXT	16 hh 11	SPPP	PPPS		
JSR oprx0_xysp	Subroutine address ⇒ PC	IDX	15 xb	PPPS	PPPS		
JSR oprx9,xysp		IDX1	15 xb ff	PPPS	PPPS		
JSR oprx16,xysp	Jump to Subroutine	IDX2	15 xb ee ff	fPPPS	fPPPS		
JSR [D,xysp]		[D,IDX]	15 xb	fIfPPPS	fIfPPPS		
JSR [oprx16,xysp]		[IDX2]	15 xb ee ff	fIfPPPS	fIfPPPS		

# Post Byte Encoding, xb, for Indexed Addressing

	1								
60	70	80	90	A0	B0	00	D0	E0	F0
pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	9b const	9b const
. 91	71	81	91	. V	B1	C1	10	E1	F1
2,+∀	2,7+	1,SP	-15,SP	2,+SP	2,SP+	1,PC	-15,PC	×. T	J,SP
pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	Sb const	9b const	9b const
62	72	82	92	A2	B2	C2	D2	E2	F2
≻+. ,÷	÷ , , ,	2,SP	-14,SP	3,+SP	3,SP+	2,PC	-14,PC	×, L	n,SP
pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	16b const	16b const
63	73	83	93	A3	B3	C3	D3	E3	F3
4,+7	4,Y+	3,SP	-13,SP	4,+SP	4,SP+	3,PC	-13,PC	(X'u)	n,sPJ
bre-inc	post-Inc	as const	ac const	pre-inc	post-inc	ac const	ap const	Top Indr	Teb Indr
64	74 5 7.	84	94	A4 5.50	B4 50-	C4	D4	E4	F4
T+'C	t inc	To, 4,	5h 20nst	Doi: ou	- Contract	4,r.c.	5h const	γ'',γ Φ officet	D, X, ∆
2 5 6	75	35100 00	200	2=014	DE PER	100 00	200	18 5	10010
24	2	00	44 00	A3	65 8 CD+	60	5	> 0	000
pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	B offset	B offset
. 99	76	86	96	A6	Be	C6	De	E6	F6
7,+∀	7, ∀+	6,SP	-10,SP	7,+SP	7,SP+	6,PC	-10,PC	×,o	D,SP
pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	D offset	D offset
29	77	87	26	A7	B7	C7	D7	E7	F7
≻+ (8	÷,	7,SP	9,9P	8,+SP	8,SP+	7,PC	-9,PC	Σ'Ω	[D,SP]
pre-inc	post-inc	5b const	5b const	pre-inc	post-in c	5b const	5b const	D indirect	D indirect
89	78	88	98	A8 CD	88 ° CD	08	D8	E8	F8 -
pre-dec	post-dec	5b const	5b const	o,-or	post-dec	5b const	5b const	9b const	9b const
80	70	00	00	90	00	00	00	00	0
>- Z	- X - X -	dS 6	-7.SP	Z-SP	7.SP-	9.PC	-7.PC	> T	-n-PC
pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	9b const	9b const
6A	7A	8A	9A	AA	BA	CA	DA	EA	FA
∀–,6	6, 4	10,SP	9 9	6,-SP	6,SP-	10,PC	9. PC	,, ,,	n,PC
pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	Sb const	16b const	16b const
89	78	8B	9B	AB	88	CB	DB	EB	FB.
) C	5, Y=	11,SP	-5,8F	2-5-00 00-00-00-00-00-00-00-00-00-00-00-00-	5,8P1	11,PC	-5,PC	[n,Y]	PC]
2	20 dec	280.00	00	D Od	BC GG	00	200 00	201	EC .
} }¥	, 4 -×-	12.SP	-4.SP	4-SP	4.SP-	12.PC	-4 PC	> Y	A.PC
pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	A offset	A offset
Q <sub>0</sub>	7D	8D	9D	AD	BD	CD	8	ED	FD
3'−≺	3, 4-	13,SP	-3,SP	3,-SP	3,SP_	13,PC	-3,PC	B,Y	B,PC
bre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	B offset	B offset
Э Э	7E	8E	9E	AE	BE	CE	DE	EE	FE
2,-Y	2,Y-	14,SP 5b const	5b const	2,-SP pre-dec	2,SP-	14,PC 5b const	-2,PC 5b const	Doffset	D,PC D offset
. B	7F	8F	J6	AF	BF	CF	님	EF	뷴
<del>-</del>	Υ,	15,SP	-1,SP	1,-SP	1,SP-	15,PC	-1,PC	[D,Y]	[D,PC]
pre-dec	bost-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	D indirect	D indirect