# Verilog Tutorial


#### Outline

- Introduction
- Major Data Types
- Operations
- Behavior Modeling
- Structure Modeling

#### Outline


- Introduction
- Major Data Types
- Operations
- Behavior Modeling
- Structure Modeling

## IC Design Flow




## Full Adder as an Example






## Full Adder Example 1



## Full Adder Example 2




```
1 module Full_Adder(sum, cout, a, b, ci);
2
3 //Interface
4 input [31:0] a, b;
5 input ci;
6 output [31:0] sum;
7 output cout;
8
9 // Calculation (with continuous assignment)
10 assign {cout, sum} = a + b + ci;
11
12 endmodule
```



## Full Adder Example 3



```
module Full Adder(sum, cout, a, b, ci);
 3 //Interface
 4 input
               [31:0] a, b;
 5 input
                      ci;
               [31:0] sum;
 6 output
7 output
                      cout;
               [32:0] tmp;
10 // Calculation (with Always Procedural Block)
11 assign sum = tmp[31:0];
12 assign cout = tmp[32];
13
14 always@ (a or b or ci) begin
       tmp = a + b + ci;
15
16 end
  endmodule
```



#### Port declaration

- declare input and output ports
  - input a;
  - output b;

module module\_name (port\_name);

#### Port Declaration

Data Type Declaration

**Task & Function Declaration** 

Module Functionality or Structure

**Timing Specification** 

## Data Type Declaration

- Declare the data types used in the module
  - wire [32:0] tmp;
  - reg [32:0] tmp;

```
Port Declaration

Data Type Declaration

Task & Function Declaration

Module Functionality or Structure

Timing Specification

endmodule
```

#### Task & Function Declaration

Declare the modules used

```
alu ALU_instance(
    .src_a(src_a),
    .src_b(src_b),
    .c(c), .data_out(data_out));
     module module_name (port_name);
                             Port Declaration
                          Data Type Declaration
                       Task & Function Declaration
                     Module Functionality or Structure
                           Timing Specification
```

## Module Functionality

- Describe the module behavior
  - assign {cout, sum} = a + b + ci;
  - tmp = a + b + ci;

module module\_name (port\_name);

Port Declaration

Data Type Declaration

**Task & Function Declaration** 

Module Functionality or Structure

**Timing Specification** 

## Timing Specification

- Specify the time elapsed
  - #50;

module module\_name (port\_name);

Port Declaration

Data Type Declaration

**Task & Function Declaration** 

Module Functionality or Structure

**Timing Specification** 

```
10 initial begin
     $dumpfile("simpleALU.vcd");
    $dumpvars;
14
     src a = 8'h55; // Time = 0
     src b = 8'hla;
     c = 3'b000;
    #50;
                 // Time = 50
     c = 3'b001:
                 // Time = 100
     #50:
     c = 3'b010;
                 // Time = 150
     #50;
     c = 3'b011;
     #50;
                 // Time = 200
     c = 3'b100;
     #50;
                 // Time = 250
     c = 3'b101;
28
    #50;
                 // Time = 300
     c = 3'b110;
30
    #50;
                 // Time = 350
     c = 3'b111;
```

## Compiler Directives

- `define
  - `define CYTLE\_TIME 50
  - Defining a name and gives a constant value to it
  - Like #define CYCLE\_TIME 50 in C
- `include
  - include adder.v
  - Including the entire contents of other Verilog source file
  - Like #include "adder.h" in C
- `timescale
  - `timescale 100ns/1ns
  - Setting the reference time unit and time precision of the simulation

## System Tasks

- \$monitor
  - \$monitor (\$time, "%d %d %d", a, b, cin);
  - Displays the values of the argument list whenever any of the arguments change except \$time
- \$display
  - \$display ("%d %d %d", a, b, cin);
  - Prints out the current values of the signals in the argument list
  - Like "printf" in C
- \$finish
  - \$finish;
  - Terminate the simulation

#### Outline


- Introduction
- Major Data Types
- Operations
- Behavior Modeling
- Structure Modeling

## Major Data Types

- Wire (Net)
- Register
- Parameter
- Numbers


## Wire (Net)

- **Wires** represent physical connections between structural entities
- A wire must be driven by a driver, such as a gate or a continuous assignment.
- Verilog automatically propagates new values onto a wire when drivers change value.



## Register

- Registers represent abstract storage elements
- A register holds its value until a new value is assigned to it
- Registers are used extensively in behavior modeling



## Assignment

- Continuous assignment
  - e.g. assign c = a + b;
  - the wire c will continuously be updated to value of a+b no matter what
- Procedural assignment
  - e.g. c = 1;
  - only executed when under some condition

#### Parameter

- **Parameters** are not variables, they are constants.
- Typically parameters are used to specify delays and width of variables.

```
module var_mux(out, i0, i1, sel);

parameter width=2, delay=1;
output [width-1:0] out;
input [width-1:0] i0, i1;
input sel;

assign #delay out = sel? i1 : i0;
endmodule
```

## Wire and Registers

#### • Wire

- Doesn't store value, just a connection
- Cannot appear in "always" block assignment
- input, output are default "wire"
- Default value is Z (high-impedance)

#### Register

- A storage element
- Assignment in "always" block
- Event-driven modeling
- Default value is X (unknown)

## Number Representation

- Format: <size>'<base\_format><number>
- <size> # of bits
  - Default is unsized and machine-dependent (but at least 32 bits)
- <base\_format> arithmetic base of number
  - <d> <D> decimal, which is default base if *base\_format* is not given
  - <h> <H> hexadecimal
  - <o> <O> octal
  - <b> <B> binary
- <number> the value in base of base\_format
  - \_ can be inserted in between for readability

## Number Examples

Number	Binary value
6'b010_111	010111
8'b0110	00000110
4'bx01	xx01
16'H3AB	0000001110101011
24	00000011000
5'036	11110
16'Hx	xxxxxxxxxxxxx
8'hz	ZZZZZZZ
8'd16	00010000

### Outline

- Introduction
- Major Data Types
- Operations
- Behavior Modeling
- Structure Modeling


## Operators

Operator	Name
[]	bit-select or part-select
()	parenthesis
1, ~	logical and bit-wise NOT
&, I, ~&, ~I, ^, ~^, ^~	reduction AND, OR, NAND, NOR, XOR, XNOR; If X=3'B 101 and Y=3'B 110, then X&Y=3'B 100, X^Y=3'B011;
+, -	unary (sign) plus, minus; +17, -7
{ }	concatenation; {3'B 101, 3'B 110} = 6'B 101110;
{{ }}	replication; {3{3'B 110}} = 9'B 110110110
", /, %	multiply, divide, modulus; / and % not be supported for synthesis
+, -	binary add, subtract.
<<, >>	shift left, shift right; X<<2 is multiply by 4
<, <=, >, >=	comparisons. Reg and wire variables are taken as positive numbers.
==,!=	logical equality, logical inequality
===,!==	case equality, case inequality; not synthesizable
&	bit-wise AND; AND together all the bits in a word
^, ~^, ^~	bit-wise XOR, bit-wise XNOR
i	bit-wise OR; AND together all the bits in a word
&&,	logical AND. Treat all variables as False (zero) or True (nonzero logical OR. (710) is (TIF) = 1, (211-3) is (TIFT) = 1, (3&&0) is (T&&F) = 0.
II	
?:	conditional. x=(cond)? T:F;

Table 5.1: Verilog Operators Precedence


## Shift operator (logically)

```
1 modele shift_register(reg_out, reg_in);
2
3 output [5:0] reg_out;
4 input [5:0] reg_in;
5
6 parameter shift = 3;
7
8 assign reg_out = reg_in << shift;
9
10 endmodule</pre>
```




## Shift operator (arithmetically)

```
1 modele shift_register(reg_out, reg_in);
2
3 output [5:0] reg_out;
4 input [5:0] reg_in;
5
6 parameter shift = 3;
7
8 assign reg_out = reg_in <<< shift;
9
10 endmodule</pre>
```




## Conditional operator

```
1 module MUX32(data1_i, data2_i, select_i, data_o);
2 input [31:0] data1_i, data2_i;
3 input select_i;
4 output [31:0] data_o;
5
6 assign data_o = select_i? data2_i : data1_i;
7
8 endmodule
```



## Conditional operator (cont.)



# Concatenation & Replication Operator

- Concatenation operator in LHS
  - assign  $\{co, sum\} = a + b + c;$
- Bit replication to produce 01010101
  - assign byte = {4{2'b01}};

### Outline

- Introduction
- Major Data Types
- Operations
- Behavior Modeling
- Structure Modeling

## Behavior Modeling

- In behavior modeling, you must describe your circuits'
  - Action
    - How your circuits behave?
  - Timing control
    - At what time doing what thing
    - Under what condition do what thing
- Verilog supports followings to model circuits' behavior
  - Procedural block
  - Procedural assignment
  - Timing control
  - Control statement

#### Procedural Blocks

- In Verilog, procedural blocks are the basic of behavior modeling
  - You can describe one behavior in one procedural block
- Procedural blocks are of two types
  - "initial" procedural block
    - execute only once
  - "always" procedural block
    - execute in a loop

## Procedural Blocks (cont.)

- All procedural blocks are activated at simulation time o
- With enabling condition, the block will not be executed until the enabling condition is evaluated to TRUE
- Without enabling condition, the block will be executed immediately

## initial Block

```
10 initial begin
11
12  $dumpfile("Full_Adder.vcd");
13  $dumpvars;
14
15   // Time = 0
16   a = 1'b0;
17   b = 1'b0;
18   ci = 1'b0;
19
20 end
```

```
35 initial #1000
36 $finish;
```


# always Block

```
always@(posedge clk_i or posedge rst_i) begin
22
        if(rst_i) begin
23
            pc o <= 32'b0;
24
       end
       else begin
26
            if(start_i)
27
                 pc_o <= pc_i;</pre>
28
            else
29
                 pc_o \leftarrow pc_o;
30
        end
31 end
```

```
14 always@ (a or b or ci) begin
15     tmp = a + b + ci;
16 end
```

# always Blocks (cont.)

```
module clock gen(phi1, phi2);
 3 output phil, phi2;
   reg phil, phi2;
 5
   initial begin
        phi1 = 0; phi2 = 0;
   end
   always #100 \text{ phil} = \sim \text{phil};
11
12 always @(posedge phi1)
13 begin
14
        phi2 = 1;
15
       #50 phi2 = 0;
16
       #50 phi2 = 1;
17
       #50 phi2 = 0;
18 end
19
   endmodule
```



## Procedural Assignment

 Procedural assignments drive values or expressions onto registers

```
module Full Adder(sum, cout, a, b, ci);
 3 //Interface
4 input [31:0] a, b;
 5 input
                     ci;
 6 output [31:0] sum;
7 output
                     cout;
        [32:0] tmp;
10 // Calculation (with Always Procedural Block)
11 assign sum = tmp[31:0];
12 assign cout = tmp[32];
13
14 always@ (a or b or ci) begin
      tmp = a + b + ci;
15
16 end
```

Procedural assignments

#### Common mistakes


```
1 module f_adder(sum, co, a, b, ci);
2
3 output sum, co;
4 input a, b, ci;
5 reg sum_reg;
6
7 sum_reg = a ^ b ^ ci;
8
9 always @(a or b or ci)
10    assign co = (a&b) | (b&ci) | (ci&a);
11
12 endmodule
A procedural assignment must be inside procedural blocks
```

A continuous assignment statement **connot** be inside procedural blocks

# Blocking and Non-blocking Procedural Assignment

• Blocking procedural assignment

```
always @(posedge clock) begin
    x = a;
    y = x;
    z = y;
end
```



Non-blocking procedural assignment

```
always @(posedge clock) begin
    x <= a;
    y <= x;
    z <= y;
end</pre>
```

### **Conditional Statements**

#### • if and if-else statement

```
if (expression)
    statement
```

```
if (expression)
statement
else
statement
```

```
if (expression)
    statement
else if (expression)
    statement
else
    statement
```

```
if (rega >= regb)
    result = 1;
else
    result = 0;
```

```
if (index > 0)
    if (rega > regb)
        result = rega;
    else
        result = 0;
else
    $display("[WARNING] index is equal or smaller than 0!")
```

Ex2

#### **Conditional Statements**

case statement


```
define AND 3'b000
   `define OR 3'b001
  `define ADD 3'b010
  `define SUB 3'b110
   `define SLT 3'b111
15 `define MUL 3'b011
16
17 always @ (data1 i or data2 i or ALUCtrl i)
18 begin
19
       case (ALUCtrl i)
20
           `AND: data reg = data1 i & data2 i;
21
                 data reg = data1 i | data2 i;
22
           `ADD: data reg = data1 i + data2 i;
23
           `SUB: data reg = data1 i - data2 i;
24
         `SLT: data reg = (data1 i < data2 i)? 1 : 0;
25
           `MUL: data reg = datal i * data2 i;
26
       endcase
27 end
```

#### Outline

- Introduction
- Major Data Types
- Operations
- Behavior Modeling
- Structure Modeling


## Structure Modeling


 Connecting components with each other to create a more complex component



## Structure Modeling

Half adder Full adder





```
1 module HA(a, b, sum, co);
2
3 input a, b;
4 output sum, co;
5
6 assign sum = a ^ b;
7 assign co = a & b;
8
9 endmodule
```

```
1 module FA(A, B, cin, sum, cout);
2
3 input A, B, cin;
4 output sum, cout;
5
6 wire sum0, co0, co1;
7
8 HA ha0(A, B, sum0, co0);
9 HA ha1(sum0, cin, sum, co1);
10
11 assign cout = co0 ^ co1;
12
13 endmodule
```

# Icarus Verilog Installation Guide

### Outline


- Download
- Usage
- Demo

## Install Icarus Verilog

- Windows
  - <a href="http://bleyer.org/icarus/">http://bleyer.org/icarus/</a>
- MacOS
  - \$ brew install icarus-verilog
- Linux
  - \$ sudo apt install iverilog

## Install gtkwave

- Windows
  - Make sure that you check "Install GTKWave (x64)" when installing iverilog then it will be automatically installed with it.
  - C:\iverilog\gtkwave\bin\gtkwave.exe
- MacOS
  - http://gtkwave.sourceforge.net/
- Linux
  - \$ sudo apt install gtkwave



## Usage

- iverilog: compiler
- gtkwave: visualization tool
- Compile:
  - \$ iverilog [-o output\_file] <source\_1.v> [source 2.v] ...
- Run simulation:
  - \$ vvp <output\_file>

#### Generate the waveform

- Insert two lines in the testbench.v
  - \$dumpfile("file\_name.vcd")
    ;
  - \$dumpvars;
  - They should be inserted in the "initial" block
- The waveform file (.vcd) will be generated after the execution of vvp


```
timescale 1 ns/1 ns
3 module t Full Adder;
 reg a, b, ci;
          sum, cout;
8 Full_Adder FA_1(.a(a), .b(b), .ci(ci), .sum(sum), .cout(cout));
    dumpfile("Full_Adder.vcd");
   $monitor("Time %8d ns, a=%d b=%d ci=%d sum=%d cout=
            $time, a, b, ci, sum, cout);
2 always #50 begin
6 always #100 begin
   b = b + 1;
 always #200 begin
   ci = ci + 1;
 initial #1000 $finish;
```

# iverilog -- Windows


```
C:\Users\Mike\Documents\CA2019>C:\iverilog\bin\iverilog.exe -o Full Adder.out Full Adder.v t Full Adder.v
C:\Users\Mike\Documents\CA2019>C:\iverilog\bin\vvp.exe    Full Adder.out
VCD info: dumpfile Full Adder.vcd opened for output.
Time
           0 ns, a=0 b=0 ci=0 sum=0 cout=0
          50 ns, a=1 b=0 ci=0 sum=1 cout=0
Time
         100 ns, a=0 b=1 ci=0 sum=1 cout=0
Time
Time
         150 ns, a=1 b=1 ci=0 sum=0 cout=1
          200 ns, a=0 b=0 ci=1 sum=1 cout=0
Time
          250 ns, a=1 b=0 ci=1 sum=0 cout=1
Time
          300 ns, a=0 b=1 ci=1 sum=0 cout=1
Time
         350 ns, a=1 b=1 ci=1 sum=1 cout=1
Time
         400 ns, a=0 b=0 ci=0 sum=0 cout=0
Time
         450 ns, a=1 b=0 ci=0 sum=1 cout=0
Time
         500 ns, a=0 b=1 ci=0 sum=1 cout=0
Time
         550 ns, a=1 b=1 ci=0 sum=0 cout=1
Time
         600 ns, a=0 b=0 ci=1 sum=1 cout=0
Time
         650 ns, a=1 b=0 ci=1 sum=0 cout=1
Time
         700 ns, a=0 b=1 ci=1 sum=0 cout=1
Time
         750 ns, a=1 b=1 ci=1 sum=1 cout=1
Time
         800 ns, a=0 b=0 ci=0 sum=0 cout=0
Time
         850 ns, a=1 b=0 ci=0 sum=1 cout=0
Time
         900 ns, a=0 b=1 ci=0 sum=1 cout=0
Time
          950 ns, a=1 b=1 ci=0 sum=0 cout=1
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 1000 ticks.
> finish
** Continue **
C:\Users\Mike\Documents\CA2019>
```

## gtkwave -- Windows


\$ C:\iverilog\gtkwave\bin\gtkwave.exe Full\_Adder.vcd



# gtkwave -- Windows



## gtkwave -- Windows




# iverilog – MacOS & Linux


```
MacBook-Pro-3: Mike 11:53 ~
$ iverilog -o Full Adder.out Full Adder.v testbench.v
MacBook-Pro-3: Mike 11:53 ~
$ ./Full Adder.out
VCD info: dumpfile Full Adder.vcd opened for output.
Time
            0 ns, a=0 b=0 ci=0 sum=0 cout=0
Time
           50 ns, a=1 b=0 ci=0 sum=1 cout=0
Time
          100 ns, a=0 b=1 ci=0 sum=1 cout=0
Time
          150 ns, a=1 b=1 ci=0 sum=0 cout=1
Time
          200 ns, a=0 b=0 ci=1 sum=1 cout=0
          250 ns, a=1 b=0 ci=1 sum=0 cout=1
Time
          300 ns, a=0 b=1 ci=1 sum=0 cout=1
Time
Time
          350 ns, a=1 b=1 ci=1 sum=1 cout=1
Time
          400 ns, a=0 b=0 ci=0 sum=0 cout=0
Time
          450 ns, a=1 b=0 ci=0 sum=1 cout=0
Time
          500 ns, a=0 b=1 ci=0 sum=1 cout=0
Time
          550 ns, a=1 b=1 ci=0 sum=0 cout=1
          600 ns, a=0 b=0 ci=1 sum=1 cout=0
Time
Time
          650 ns, a=1 b=0 ci=1 sum=0 cout=1
Time
          700 ns, a=0 b=1 ci=1 sum=0 cout=1
Time
          750 ns, a=1 b=1 ci=1 sum=1 cout=1
          800 ns, a=0 b=0 ci=0 sum=0 cout=0
Time
          850 ns, a=1 b=0 ci=0 sum=1 cout=0
Time
Time
          900 ns, a=0 b=1 ci=0 sum=1 cout=0
Time
          950 ns, a=1 b=1 ci=0 sum=0 cout=1
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 1000 ticks.
> finish
** Continue **
```

# gtkwave – MacOS & Linux


\$ gtkwave Full\_Adder.vcd



# gtkwave – MacOS & Linux



# gtkwave – MacOS & Linux



# Verilog Practice

#### Outline

- HDLbit
  - Combinational circuit
  - Sequential Circuits
- iverilog + vvp + gtkwave

### **HDLbit**

https://hackmd.io/@justapig9020/HyiGkWaQo

iverilog + vvp + gtkwave

https://github.com/justapig9020/CA111-1\_verilog\_tutorial