MIPS Reference Data



	IXC	CI	ence Data	V	
CORE INSTRUCTI	ON SE	T FOR-			OPCODE / FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	$0/20_{hex}$
Add Immediate	addi	1	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	1	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	chex
Branch On Equal	beq	1	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]		$0/08_{hex}$
Load Byte Unsigned	1bu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	1	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	1	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	1	$R[rt] = \{imm, 16'b0\}$		fhex
Load Word	1w	I	R[rt] = M[R[rs] + SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	01	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}
Or Immediate	ori	1	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	11000
Set Less Than	slt	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$		$0/2a_{hex}$
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	:0(2)	a _{hex}
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	b_{hex}
Set Less Than Unsig.	sltu	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$	(6)	$0/2b_{hex}$
Shift Left Logical	s11	R	$R[rd] = R[rt] \le shamt$		$0 / 00_{\text{hex}}$
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		$0/02_{hex}$
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 _{hex}
Store Conditional	sc	I	$\begin{aligned} M[R[rs]+SignExtImm] &= R[rt]; \\ R[rt] &= (atomic) ? 1 : 0 \end{aligned}$	(2,7)	38 _{hex}
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0 / 23 _{hex}
	(2) Sig (3) Zer (4) Bra (5) Jun (6) Ope (7) Ato	nExtle oExtle nchA npAde erands omic to	se overflow exception mm = { 16{immediate[15]}, imm mm = { 16{lb'0}, immediate } ddr = { 14{immediate[15]}, immediate } dr = { PC+4[31:28], address, 2'b s considered unsigned numbers (vist&set pair; R[rt] = 1 if pair atomic	ediate, 2 50 } s. 2's c	2'b0 }
BASIC INSTRUCTI	ON FO	RMA	TS		

BASIC INSTRUCTION FORMATS

R	opcod	le		TS		rt		rd	shamt	func	t
	31	26	25	21	20	16	15	11	10	6.5	(
I	opcod	le		rs		rt			immedi	ate	
	31	26	25	21	20	16	15				0
J	opcod	le					2	iddress			
	24	26	25				-	*			_

ARITHMETIC CORE INSTRUCTION SET

				FMT/FT
		FOR-	44501 (COMP RE NEL 2004-2006)	/ FUNCT
NAME, MNEMO		MAT	OPERATION	(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	C.X.S*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0	11/10//y
FP Compare Double	c.x.d*		$\begin{aligned} FPcond = & (\{F[fs], F[fs+1]\} \ op \\ & \{F[ft], F[ft+1]\}) \ ? \ 1 : 0 \end{aligned}$	11/11//y
			=, <, or <=) (y is 32, 3c, or 3e)	11/10/ /2
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwc1	1	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP Double	1dc1	1	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35//
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	${Hi,Lo} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0///3
Store FP Single	swc1	1	M[R[rs]+SignExtImm] = F[rt] (2)	39//
Store FP Double	sdc1	1	M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1]	3d//

OPCODE

FLOATING-POINT INSTRUCTION FORMATS

FR	opco	ode	fmt	ft		fs	fd	fun	nct
	31	26 25	21	20	16 15	n	10	6.5	0
FI	opco	ode	fmt	ft			immedi	ate	
	31	26 25	21	20	16 15				0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than	bgt.	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equa	l bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

MIPS	(1) MIPS	(2) MIPS	101011, 7		Hexa-	ASCII	Service	Hexa-	ASCII
opcode	funct	funct	Binary		deci-	Char-	Deci-		Char-
(31:26)	(5:0)	(5:0)	Billary	mal	mal	acter	mal	mal	acter
(1)	s11	add.f	00 0000	0	0	NUL	64	40	(a)
(1)	311	sub.f	00 0000	1	1	SOH	65	41	A
1	srl	mul.f	00 0001	2	2	STX	66	42	В
jal	sra	div.	00 0010	3	3	ETX	67	43	C
	100000000000000000000000000000000000000		00 0110	4	4	EOT	68	44	D
beq	sllv	sqrt.		5	5		69	45	E
bne		abs.f	00 0101			ENQ			
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	1[00 1000	8	8	BS	72	48	Н
addlu	jalr		00 1001	9	9	HT	73	49	1
slti	MOAS		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	ь	VT	75	4b	K
andi	syscall	round w.f	00 1100	12	c	FF	76	4c	L
ori	break	trunc w.f	00 1101	13	d	CR	77	4d	M
xori		ceil w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor w.f	00 1111	15	ſ	SI	79	4f	O
	mfhi	(2)	01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
	mflo	movz.f	01 0010	18	12	DC2	82	52	R
	mt1o	movn.f	01 0011	19	13	DC3	83	53	S
		100000000000000000000000000000000000000	01 0100	20	14	DC4	84	54	Т
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	w
	mult		01 1000	24	18	CAN	88	58	X
			01 1000	25	19		89	59	Ŷ
	multu					EM			
	div		01 1010	26	la	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	_1_
			01 1100	28	1c	FS	92	5c	1
			01 1101	29	1d	GS	93	5d	1
			01 1110	30	le	RS	94	5e	٨
			01 1111	31	1f	US	95	5f	200
1b	add	cvt.s.	10 0000	32	20	Space	96	60	-7
1h	addu	cvt.d.	10 0001	33	21	1	97	61	a
lw1	sub		10 0010	34	22	**	98	62	b
lw	subu		10 0011	35	23	#	99	63	c
1bu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
1hu	OL		10 0101	37	25	%	101	65	e
lwr	XOL		10 0110	38	26	&	102	66	ſ
	nor		10 0111	39	27	,	103	67	g
sb	1102		10 1000	40	28	(104	68	h
sh			10 1001	41	29		105	69	i
	-1+			42	2a	*			
swl	s1t		10 1010	43		+	106	6a	j k
SW	sltu		10 1011		2b	+	107	6b	
			10 1100	44	2c		108	6c	1
			10 1101	45	2d	-	109	6d	m
SWI			10 1110	46	2e		110	6e	n
cache			10 1111	47	2f	1	111	6f	0
11	tge	c.f.f	11 0000	48	30	0	112	70	P
lwc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	t1t	c.eq.f	11 0010	50	32	2	114	72	r
pref	t1tu	c.ueq.f	11 0011	51	33	3	115	73	S
	teq	c.olt.	11 0100	52	34	4	116	74	t
ldc1	24449	c.ult.	11 0101	53	35	5	117	75	u
ldc2	tne	c.ole.f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
SC:		c.sf.f	11 1000	56	38	8	120	78	X
swc1		c.ngle.f	11 1001	57	39	9	121	79	y
swc2		c. seq.f	11 1010	58	3a	:	122	7a	Z
2011			11 1010	59	3b		123	7b	
		c.ngl.f	11 1100	60	3c	,	123		
		c.lt.f	11 1100					7c	-
		200 C 11 C - 17 C 1 C - 17 C 1 C - 17	11 1101	61					
sdc1		c.nge√	11 1101	61	3d	=	125	7d	}
sdc1 sdc2		200 C 11 C - 17 C 1 C - 17 C 1 C - 17	11 1101 11 1110 11 1111	61 62 63	3d 3e 3f	= > ?	125 126 127	7e 7f	, DEL

OPCODES, BASE CONVERSION, ASCII SYMBOLS

(2) opcode(31:26) = $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)= $16_{\text{ten}} (10_{\text{hex}}) f = s$ (single); if fmt(25:21)= $17_{\text{ten}} (11_{\text{hex}}) f = d \text{ (double)}$

IEEE 754 FLOATING-POINT STANDARD

3

 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

Exponent	Fraction	Object
0	0	± 0
0	≠0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num
MAX	0	±∞
MAX	≠0	NaN

S Exponent Fraction 31 30 23 22 S Exponent Fraction

MEMORY ALLOCAT	ION	STACK FRAME	0
\$sp → 7fff fffc _{hex}	Stack	Argument 6 Argument 5	Higher Memory Addresses
\$gp-▶1000 8000 _{bex}	Dynamic Data	\$fp	Stack Grows
1000 0000 _{hex}	Static Data	Local Variables	\
pc →0040 0000 _{hex}	Text	9sp —	Lower Memory
O _{hex}	Reserved	20	Addresses

DATA ALIGNMENT

		Doub	ole Word	1		
Wo	ord			W	ord	
vord	Half	Halfword		fword	Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte
	vord		Word word Halfword	Word Halfword Half	word Halfword Halfword	Word Word Word word Halfword Halfword Halfword

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B D	Interr Mas		Except Code		
31	15	8	6	2	
	Pend	ing	U	E	1
	Interr	upt	M	L	E
	15	8	4	1	0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES (10x for Disk, Communication; 2x for Memory)

	PRE-		PRE-		PRE-		PRE-
SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
$10^3, 2^{10}$	Kilo-	10 ¹⁵ , 2 ⁵⁰	Peta-	10-3	milli-	10-15	femto-
10 ⁶ , 2 ²⁰	Mega-	10 ¹⁸ , 2 ⁶⁰	Exa-	10-6	micro-	10-18	atto-
$10^9, 2^{30}$	Giga-	10 ²¹ , 2 ⁷⁰	Zetta-	10-9	nano-	10-21	zepto-
10 ¹² , 2 ⁴⁰	Tera-	10 ²⁴ , 2 ⁸⁰	Yotta-	10-12	pico-	10-24	yocto-

The symbol for each prefix is just its first letter, except μ is used for micro.