





# Serial Communications Interfaces

Dpt. Enginyeria de Sistemes, Automàtica i Informàtica Industrial













### **Data Transmission Errors**

- 1. Framing error
  - May occur due to clock synchronization problem
  - Can be detected by the missing stop bit
- 2. Receiver overrun
  - May occur when the CPU did not read the received data for a while
- 3. Parity errors
  - Occur due to odd number of bits change values










# The PIC18 RS-232 Serial Communication Interface

### **USART-Related Pins**

- RC6/TX1/CK1 and RC7/RX1/DT1 (USART1)
- RD6/TX2/CK2 and RD7/TX2/DT2 (USART2)

### **USART-Related Registers**

- Transmit status register (TXSTA) Transmit register (TXREG)
- Receive status register (RCSTA) Receive register (RCREG)
- Baud rate generate register (SPBRG)



### TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	55
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	55
BAUDCON	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	55
SPBRGH	EUSART Baud Rate Generator Register High Byte								55
SPBRG	EUSART E	Baud Rate G	Senerator R	egister Low	Byte				55

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

# **SPBRG** register

The rate selection is made by the BRGH bit in TXSTA register:

1 = High speed


0 = Low speed

TABLE 20-1: BAUD RATE FORMULAS

C	onfiguration B	its	BRG/EUSART Mode	Baud Rate Formula		
SYNC	BRG16	BRGH	BRG/EUSART WIOGE	Baud Rate Formula		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	0	16-bit/Asynchronous	FOSC/[16 (II + 1)]		
0	1	1	16-bit/Asynchronous			
1	0	x	8-bit/Synchronous	Fosc/[4 (n + 1)]		
1	1	×	16-bit/Synchronous			

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

	T T												
BAUD					SYNC = 0, BRGH								
RATE	FOSC = 40.000 MHZ			Fosc = 20.000 MHz			Fosc = 10.000 MHz		Fosc = 8.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal	
0.3	_	_	_	_	_	_	_	_	_	_	_	_	
1.2	-	_	_	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103	
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51	
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12	
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_	
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	_	_	_	
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_	_	_	
					SYNC	= 0, BRGI	H = 1, BRG	616 = 0					
BAUD	Fosc	= 40.00	0 MHz	Fosc	SYNC = 20.00			616 = 0 c = 10.00	) MHz	Fos	c = 8.000	MHz	
BAUD RATE (K)	Fosc Actual Rate (K)	= 40.00 % Error	0 MHz SPBRG value (decimal)	Fosc Actual Rate (K)					MHz SPBRG value (decimal)	Fos Actual Rate (K)	c = 8.000 % Error	SPBR(	
RATE	Actual Rate	%	SPBRG value	Actual Rate	%	0 MHz SPBRG value	Fosc Actual Rate	= 10.00	SPBRG value	Actual Rate	%	MHz SPBR( value (decima	
RATE (K)	Actual Rate (K)	% Error	SPBRG value	Actual Rate (K)	%	9 MHz SPBRG value (decimal)	Fosc Actual Rate (K)	= 10.00 % Error	SPBRG value (decimal)	Actual Rate (K)	%	SPBR( value (decima	
(K) 0.3	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	%	SPBRG value (decimal)	Fosc Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBR( value (decima	
0.3 1.2	Actual Rate (K) —	% Error — —	SPBRG value (decimal)	Actual Rate (K) —	% Error —	SPBRG value (decimal)	Fosc Actual Rate (K)	% Error —	SPBRG value (decimal)	Actual Rate (K)	% Error — —	SPBR value (decima	
0.3 1.2 2.4	Actual Rate (K) — —	% Error — —	SPBRG value (decimal)	Actual Rate (K) — —	% Error — —	SPBRG value (decimal)	Fosc Actual Rate (K)	% Error — — 1.73	SPBRG value (decimal) — — — 255	Actual Rate (K) — — 2.403	% Error — — -0.16	SPBRO value (decima — — 207	
0.3 1.2 2.4 9.6	Actual Rate (K) — — — — 9.766	% Error — — — 1.73	SPBRG value (decimal) — — — — 255	Actual Rate (K) — — — 9.615	% Error — — — 0.16	SPBRG value (decimal)	Fosc Actual Rate (K) — — 2.441 9.615	% Error — — 1.73 0.16	SPBRG value (decimal) — — 255 64	Actual Rate (K) — — 2.403 9.615	% Error — — -0.16 -0.16	SPBRO value (decima — — 207	



**Ex.** Write a subroutine to configure the USART1 transmitter to transmit data in asynchronous mode using 8-bit data format, disable interrupt, set baud rate to 9600. Assume the frequency of the crystal oscillator is 16 MHz.

```
void usart1_Init(void)
    TXSTA1
                         = 0x24; /* USART Configuration Register */
                         = 103; /* Set de Baud rate */
    SPBRG1
                                 /* configure RX1 pin for input */
    TRISCbits.RC7
                        = 1;
    TRISCbits.RC6
                        = 1;
                                /* configure TX1 pin for output */
    PIE1bits.TXIE
                        = 0;
                                /* disable transmit interrupt */
    RCSTA1bits.SPEN = 1; /* enable USART port */
}
```

**Ex.** Write a subroutine to output a character to USART1 using the polling method.

### Solution:

- Data can be sent to the transmitter only when it is idle.

```
void putc_usart1 (char xc);
{
    while (! PIR1bits.TX1IF);
    TXREG1 = xc;
}
```

**Ex.** Write a subroutine to output a string (in program memory) pointed to by TBLPTR and terminated by a NULL character from USART1.

### Solution:

```
void puts_usart1 (unsigned rom char *cptr)
{
    while(*cptr)
        putc_usart1 (*cptr++);
}
```

**Ex.** Write an instruction sequence to configure the USART1 to receive data in asynchronous mode using 8-bit data format, disable interrupt, set baud rate to 9600. Assume that the frequency of the crystal oscillator is 16 MHz.

### Solution:

```
RCSTA1 = 0x90;

SPBRG = 103;

TRISC \mid= 0xC0; /* configure RC7/RX1 & RC6/TX1 pin */
```

**Ex.** Write a subroutine to read a character from USART1 and return the character in WREG using the polling method. Ignore any errors.

**Solution:** A new character is received if the RCIF flag of the PIR1 register is set to 1.

```
unsigned char getc_usart1 (void)
{
    while (! PIR1bits.RCIF);
    return RCREG1;  // RCIF clears automatically
}
```

# Flow Control of USART in Asynchronous Mode


- In some circumstances, the software cannot read the received data and needs to inform the transmitter to stop.
- In some other situation, the transmitter may need to be told to suspend transmission because the receiver is too busy to read data.
- Both situations are handled by flow control.
- There are two flow control methods: hardware and XON/XOFF.
- XON and XOFF are two standard ASCII characters.
- The ASCII code for XON and XOFF are 0x11 and 0x13, respectively.
- Whenever a microcontroller cannot handle the incoming data, it sends the XOFF to the transmitter.
- When the microcontroller can handle incoming characters, it sends out XON character.


# **Asynchronous serial interface RS-232**

### The EIA232 Standard

- Developed in 1960, **RS-232** (Recommended Standard 232) is a standard for <u>serial</u> binary <u>single-ended data</u> and <u>control</u> signals connecting between a *DTE* (<u>Data Terminal Equipment</u>) and a *DCE* (<u>Data Circuit-terminating Equipment</u>) or modem).
- The standard requires the transmitter to use +12 V and -12 V, but requires the receiver to distinguish voltages as low as +3 V and -3 V
- Common asynchronous speeds: 200, 2.400, 4.800, 9.600, 19.200, 57.600, 115.200 bauds (for a binary two-level signal transmissions, one baud is equal to one bits per second).
- A male DB-9 connector for a serial port










# RS232 standard


### Logical Level: Signals


Nombre	Dirección DTE ↔ DCE	Función	Comentario	
TD	⇒	Transmitted data	Par de Datos	
RD	₩	Received Data	Par de Datos	
RTS	⇒	Request to Send	Par de Handshake	
CTS	←	Clear to Send	Par de Halldsflake	
DTR	⇒	Data Terminal Ready	Par de Handshake	
DSR	←	Data Set Ready	rai de Hallushake	
DCD	←	Data Carrier Detect	Habilitan DTE	
RI	₩	Ring Indicator	Habilitali DTE	












# **Synchronous Serial Peripheral interface: SPI**


The **Serial Peripheral Interface Bus** or **SPI** bus is a <u>synchronous</u> <u>serial data</u> link standard that operates in <u>full duplex</u> mode. Devices communicate in master/slave mode where the master device initiates the data frame. Multiple slave devices are allowed with individual slave select (chip select) lines.



# The PIC18 MSSP Module


- Has two modes of operation:
  - 1. Serial peripheral interface (SPI)
- 2. Inter-integrated circuit (I<sup>2</sup>C)
- Can be used to interface with serial EEPROM, shift registers, display drivers, A/D converters, D/A converters, digital temperature sensors, time-of-day chips, etc.
- Devices are divided into the master and slaves in a system that uses either the SPI or I<sup>2</sup>C protocol to exchange data.
- The SPI and I<sup>2</sup>C module share the same signal pins and cannot to be active at the same time.
- Three pins are used by this module:
  - 1. Serial data out (SDO)—RC5/SDO
  - 2. Serial data in (SDI)—RC4/SDI/SDA
  - 3. Serial clock (SCK)—RC3/SCK/LVDIN

A fourth signal pin, SS, may be used in slave mode



### The SPI Mode

- Eight bits of data are exchanged synchronously in one operation.
- In slave mode, all four signals are used.
- In master mode, the SS pin is not needed.
- Registers for SPI mode operation:
  - 1. MSSP control register 1 (SSPCON1)
  - 2. MSSP status register (SSPSTAT)
  - 3. Serial receive/transmit buffer (SSPBUF)
  - 4. MSSP shift register (SSPSR) -not directly accessible by the user-
- A write to SSPBUF will also write into the SSPSR register



# **SPI Operation**

- A simplified circuit connection between a SPI master and a slave is shown (conceptually is a 16 bits shift register divided in two parts)




Figure 10.3 Connection between an SPI master and an SPI slave

- The SDO pin of the master is connected to the SDI pin of the slave.
- The SDI pin of the master is connected to the SDO pin of the slave.
- To send data to the slave, the master writes data to the SSPBUF register, after which, eight clock pulses are triggered and data is shifted to the slave (SSPIF and BF bits are set).
- To read data from the slave, the master makes (possibly a dummy) write into the SSPBUF register to trigger eight clock pulses to shift in data, following a SSPBUF read.

### **Data Shift Rate**

- In master mode, the SPI clock rate is programmable to one of the following:
  - 1.  $F_{OSC}/4$  (or  $T_{CY}$ )

  - 2.  $F_{OSC}/16$  (or  $4 \times T_{CY}$ ) 3.  $F_{OSC}/64$  (or  $16 \times T_{CY}$ )
  - 4. Timer2 output/2
- Data rate is configured by the lowest four bits of the SSPCON1 register.
- The highest data rate is 10 Mbps for 40 MHz crystal oscillator


## **Clock Edge for Shifting Data**


- When the SPI module is not transmitting data, it is referred to as idle.
- One can set the SCK signal to be idle low or idle high.
- Setting the CKP bit of the SSPCON1 register to 1, makes the SCK signal idle high.
- The CKE bit of the SSPSTAT register and the CKP bit of the SSPCON1 register together select the edge of the SCK signal for shifting the data:


Table 10.0 SCK idle state and data shifting edge selection

	CKP	CKE	SCK idle state	SCK edge for data transmission
	0	0	low	falling
١	0	1	low	rising
١	1	0	high high	rising
Į	1	1	high	falling

- One can choose to use the middle or the end of a bit time to sample the incoming data.
- When the SMP bit of the SSPSTAT register is 1, incoming data is sampled at the end of the bit time. Otherwise, incoming data is sampled at the middle of a bit time.









### **SPI Circuit Connection**

- There are many possibilities in connecting an SPI master to multiple SPI slaves.
- Two connection methods are shown in the next slices
- The method shown in the next slice requires the use of port pins to select one of the SPI slave to perform the data transfer.
- The method shown in second slice concatenate all the slaves into a single ring. This last method does not require the use of port pins to select SPI slave device.





**Ex.** The next figure shows PIC18 MCU and TC72 chip for digital temperature reading. Write a C program to read the temperature every 200 ms. Convert the temperature value into a string so that it can be displayed in an appropriate output device. A pointer to the buffer to hold the string will be passed to this function. The crystal oscillator of the PIC18 is assumed to be 16 MHz.

# See TC72 datasheet at http://ww1.microchip.com/downloads/en/devicedoc/21743a.pdf





Figure 10.18 Circuit connection between the TC72 and PIC18 MCU on the SSE8720 demo board



# TC72 datasheet.

### (cont.)

### .1 Temperature Data Format

Temperature data is represented by a 10-bit two's complement word with a resolution of 0.25°C per bit. The temperature data is stored in the Temperature registers in a two's complement format. The ADC converter is scaled from -128°C to +127°C, but the operating range of the TC72 is specified from -55°C to +125°C.

### Example:

Temperature =  $41.5^{\circ}$ C MSB Temperature Register= 00101001b =  $2^{5} + 2^{3} + 2^{0}$ = 32 + 8 + 1 = 41


LSB Temperature Register = 10000000b = 2<sup>-1</sup> = 0.5


# TABLE 3-1: TC72 TEMPERATURE OUTPUT DATA

Temperature		Binary MSB / LSB		Hex
+125°C	0111	1101/0000	0000	7D00
+25°C	0001	1001/0000	0000	1900
+0.5°C	0000	0000/1000	0000	0800
+0.25°C	0000	0000/0100	0000	0040
0°C	0000	0000/0000	0000	0000
-0.25°C	1111	1111/1100	0000	FFC0
-25°C	1110	0111/0000	0000	E700
-55°C	1100	1001/0000	0000	C900

### TABLE 3-2: TEMPERATURE REGISTER

D7	D6	D5	D4	D3	D2	D1	D0	Address/ Register
Sign	2 <sup>6</sup>	25	24	23	23	21	20	02H Temp. MSB
2-1	2-2	0	0	0	0	0	0	01H Temp. LSB






# Synchronous serial interface I2C




### I2C, I2C Inter-Integrated Circuit Bus

Serial synchronous half-duplex bus (1992)




Only two signal lines SDA and SCL plus supply voltage and ground are required to be connected.

Common I<sup>2</sup>C bus speeds are the 100 kbit/s *standard mode* and the 10 kbit/s *low-speed mode*, but arbitrarily low clock frequencies are also allowed.





# I<sup>2</sup>C Inter-Integrated Circuit Bus

Data transfer is initiated with the START condition (**S**) when SDA is pulled low while SCL stays high. Then, SDA sets the transferred bit while SCL is low and the data is sampled (received) when SCL rises. When the transfer is complete, a STOP bit (**P**) is sent by releasing the data line to allow it to be pulled up while SCL is constantly high.




Start and Stop signaling





# I<sup>2</sup>C (MSSP) Module in the PIC18F

FIGURE 19-7: MSSP BLOCK DIAGRAM ( $I^2C^{TM}$  MODE)



Registers in the MSSP in I<sup>2</sup>C mode:


- SSPCON1
- SSPCON2
- SSPSTAT
- SSPBUF
- SSPADD (slave add. or Master Clk rate)


### I2C Read more at

http://www.semiconductors.philips.com/acrobat/literature/9398/39340011.pdf

# Asynchronous serial interfaces (1Wire) 1 Wire: Bidirectional, half-duplex, serial communication that powers over a single connection and ground return. Two serial communication speeds 15Kbps or 125kbps. Unique Unalterable ID in every device !!! VCC Data + Sync + Power 1-Wire EEPROM







See 1Wire overview video at
http://www.maxim-ic.com/products/1-wire/flash/overview/index.cfm