Laboratory 6

Parameterizable Multiplier

Digital Systems Design with VHDL IAS0600

Marcel Cases Freixenet

 $\begin{array}{c} {\rm Tallinn},\\ {\rm November}\ 7,\ 2018 \end{array}$



Tallinna Tehnikaülikool TalTech

© 2018 Marcel Cases Freixenet

Contents

1	Introduction									
	1.1	Aim	1							
	1.2	Background								
2	Workflow									
	2.1	Top level file	3							
		2.1.1 Libraries	3							
		2.1.2 Entity	3							
		2.1.3 Architecture	3							
	2.2	Components	6							
		2.2.1 Ripple Carry Adder	6							
		2.2.2 Clock Divider and Decoder	7							
		2.2.3 Full Adder from three Half Adders	8							
	2.3	Testbench	8							
3	Results and discussion									
	3.1	Simulation	10							
4	Con	clusion	11							
Re	eferei	nces	12							

1 Introduction

1.1 Aim

This project consists in the design, simulation and implementation in VHDL of a parameterizable multiplier using *generate* and *for* statements and structural design. Given a number *data_width*, the synthesizer will reconfigure itself in order to perform a multiplication using *data_width* switches by *data_width* switches. The result will be shown on four 7-segment displays in hexadecimal.

1.2 Background

A digital multiplication can be performed in several ways. Two possible methods, as recommended in this laboratory, are:

- ☐ Ripple Carry Adders [1]
- ☐ Carry Lookahead

For this project I have chosen Ripple Carry Adders method.

A Ripple Carry Adder consists of multiple Full Adders [2], as many as bits we are multiplying. They are connected to each other through their *carry* signals.

Following: a 4 bit Ripple Carry Adder configuration for $data_width = 4$.




Figure 1.1 A 4-bit Ripple Carry Adder

Using **parameterizable Ripple Carry Adders** as components, they can be instantiated in a higher lever to perform a columnar multiplication. Then, in order to perform an n-bit multiplication, it is required to instantiate n-1 adders of size n. This structure is rather regular, so using for/generate in this case is

quite appropriate.

An example of columnar multiplication is found below for $data_width = 4$ and using 13 base 10 as the first element and 10 base 10 as the second element.




Figure 1.2 A 4-bit Columnar Multiplication

2 Workflow

2.1 Top level file

2.1.1 Libraries

Two libraries have been used for this project:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

2.1.2 Entity

A clock and reset signals **are not necessary** for this Lab because all of the calculations are concurrent, but as an extra, to show the result of the multiplication on four of the 7-segment displays, a clock and its divided signal (1kHz) are necessary to refresh and multiplex the values on them.

A **generic** value is used in the entity of the top level file to indicate the size of the multiplier. As long as it is located in the top level file, it will have priority over the rest of the statements and components.

```
entity parameterizable_multiplier is
           generic ( data_width : integer := 4
           port ( -- Input (16 switches, base 2) and
                    -- Output (4 7SEG-display, base 16)
                    clk : in std_logic ; -- Internal clock (100MHz)
                    reset : in std_logic ; -- Upper button on Nexys 4 board
                    sw : in std_logic_vector (15 downto 0);
8
                    cat : out std_logic_vector (7 downto 0);
                    an : out std_logic_vector (3 downto 0);
10
                    result_to_testbench : out std_logic_vector (15 downto 0)
11
                    );
12
   end parameterizable_multiplier;;
```

The signal result_to_testbench has the only purpose to communicate to the Testbench the current value of the result so an assertion can be performed.

2.1.3 Architecture

A Ripple Carry Adder is used as a component in this project. This is a good way to use it and to instantiate the component an undetermined number of times that will depend on a parameter, data_width.

Lab 6. Parameterizable Multiplier

A 7-segment decoder and a clock divider are used as components in order to show the result of the multiplication on the 7-segments display in hexadecimal.

Regarding the internal signals used in the Parameterizable Multiplier, a new type is created, $ripple_carry_adder_bus_type$. This is an unconstrained type that will allow us to create internal signals a multiple number of times, and will give us the ability to use them as a matrix (for example, $ripple_carry_adder_input(1)(2)$ refers to the 3rd element (position 2 in matrix) of the second bus of inputs (position 1 in matrix)).

```
architecture Behavioral of parameterizable_multiplier is
            -- Component *RIPPLE CARRY ADDER*
            component ripple_carry_adder is
                    generic (
                                data_width : integer := data_width
5
6
                            );
                    port ( a, b: in std_logic_vector (data_width-1 downto 0);
                            cin: in std_logic;
8
                            s: out std_logic_vector (data_width-1 downto 0);
9
                            cout: out std_logic
10
                            );
11
            end component;
12
13
            -- Component *7SEG HEXA DECODER*
            component decoder is
15
                    port ( value : in std_logic_vector (3 downto 0);
16
                            cat : out std_logic_vector (7 downto 0)
17
                            ):
18
            end component;
19
20
            -- Component *CLOCK DIVIDER*
21
            component clock_divider is
22
23
                    generic ( eoc: integer := 99999
                            ); -- 1kHz
24
                    port ( clk : in STD_LOGIC;
25
                            reset : in STD_LOGIC;
26
                            clk_div : out STD_LOGIC
27
                            );
28
            end component;
29
   type ripple_carry_adder_bus_type is array (natural range <>) of
31

    std_logic_vector(data_width-1 downto 0);

            signal ripple_carry_adder_input :
32

→ ripple_carry_adder_bus_type(data_width-1 downto 0); -- Inputs 'A'

→ for each signal ripple_carry_adder component

            signal ripple_carry_adder_s : ripple_carry_adder_bus_type(data_width-1
33
            → downto 0); -- Output sum from component ripple_carry_adder
   signal ripple_carry_adder_carryout : std_logic_vector (data_width-2 downto 0)
    → := (others => '0'); -- Output from component ripple_carry_adder
   signal result : std_logic_vector (15 downto 0) := X"0000";
   signal result_mux : std_logic_vector (3 downto 0); -- Result signal previous
    → to decoder
  signal current_display : integer range 0 to 3;
   signal clk_1kHz : std_logic ; --1kHz
```

The following code is using for . . . generate statement according to the parameter $data_width$ described at the top of the entity.

```
begin
1
   gen_rca_component : for i in 0 to data_width-2 generate -- "O to data_width -
3
    \rightarrow 2" because for 'n' inputs it uses 'n-1' RCAs of size 'n'
            rca_component_number_0 : if i = 0 generate
                    inst_ripple_carry_adder : ripple_carry_adder
5
                             generic map ( data_width => data_width
6
                                     )
                             port map ( a => ripple_carry_adder_input(1),
                                     b(data_width-1) => '0',
                                     b(data_width-2 downto 0) =>
10
                                      → ripple_carry_adder_input(0)(data_width-1
                                      \rightarrow downto 1),
                                     cin => '0',
11
                                     s => ripple_carry_adder_s(0),
12
                                     cout => ripple_carry_adder_carryout(0)
13
            end generate;
15
            {\tt rca\_component\_number\_greater\_than\_0} : if i > 0 generate
                    inst_ripple_carry_adder : ripple_carry_adder
17
                             generic map ( data_width => data_width
18
19
                             port map ( a => ripple_carry_adder_input(i+1),
20
                                     b(data_width-1) =>
21

    ripple_carry_adder_carryout(i-1),
                                     b(data_width-2 downto 0) =>
22
                                      → ripple_carry_adder_s(i-1)(data_width-1
                                      \rightarrow downto 1),
                                     cin => '0',
23
                                     s => ripple_carry_adder_s(i),
24
                                     cout => ripple_carry_adder_carryout(i)
25
26
                                     );
            end generate;
   end generate;
28
29
   gen_rca_input : for i in 0 to data_width - 1 generate
            ripple_carry_adder_input(i) <= sw(2*data_width-1 downto data_width)
31
            \rightarrow when sw(i) = '1' else (others => '0');
32
   end generate;
   gen_result : for i in 0 to data_width-2 generate
34
            gen_result_0 : if i = 0 generate
35
                    result(0) <= ripple_carry_adder_input(0)(0);
36
37
            end generate;
            gen_result_greater_than_0 : if i > 0 generate
38
                    result(i) <= ripple_carry_adder_s(i-1)(0);
39
            end generate;
            gen_result_msbits : if i = data_width-2 generate
41
                    result(i+data_width downto i+1) <= ripple_carry_adder_s(i);</pre>
42
                    result(i+data_width+1) <=
43
                     → ripple_carry_adder_carryout(data_width-2); --carryout
            end generate;
44
   end generate;
45
46
   result_to_testbench <= result; -- Function: sends the internal signal 'result'
    → to a physical port in order to perform an 'assert' on Testbench
48
   -- RESULT TO DISPLAYS
49
   -- Values to show on dispays (mux) -- Values to show on dispays (mux)
```

Lab 6. Parameterizable Multiplier

```
with current_display select
           result_mux <=
52
                    result(3 downto 0)
                                              when 0,
53
                    result(7 downto 4)
                                              when 1,
54
                     result(11 downto 8)
                                              when 2,
                     result(15 downto 12)
                                              when 3,
56
                     "0000"
                                          when others;
57
58
    inst_decoder_display_i : decoder
59
            port map ( value => result_mux,
60
                     cat => cat
61
                     );
62
    -- Clock divider to 1kHz (Display mux shift frequency)
64
    inst_clock_divider : clock_divider
65
           port map ( clk => clk,
                    reset => reset,
67
                     clk_div => clk_1kHz
68
                     );
69
70
    -- Display mux
71
    process (clk, reset) begin
72
            if rising_edge(clk) then
73
                     if reset = '1' then
74
                             current_display <= 0;</pre>
75
                     elsif clk_1kHz = '1' then
76
                             current_display <= current_display + 1;</pre>
77
78
                     end if;
            end if;
79
    end process;
80
81
   -- Anode mux
    gen_an: for i in 0 to 3 generate
83
            an(i) \le 0 when current_display = i and i <= 3 and reset /= 11 else
84
            end generate gen_an;
85
86
   end Behavioral;
87
```

2.2 Components

2.2.1 Ripple Carry Adder

A Ripple Carry Adder, as seen in \Rightarrow Figure 1.1, requires n Full Adders for n bits. They are instantiated according to a *generate* process (gen_full_adder). Inside this generate statement, there are two more generate statements nested. One is for generating the first Full Adder, and the other one generates the rest of Full Adders.

Finally, a concurrent statement routes the most significant bit of the internal signal *carry_int* to the carry output *cout*'s port.

```
entity ripple_carry_adder is
generic ( data_width : integer := 4
);
```

```
port ( a, b: in std_logic_vector (data_width-1 downto 0);
                     cin: in std_logic;
                     s: out std_logic_vector (data_width-1 downto 0);
                     cout: out std_logic
    end ripple_carry_adder;
9
10
11
    architecture Behavioral of ripple_carry_adder is
12
13
            -- Component *FULL ADDER*
14
            component full_adder is
15
16
                     port ( a_fa : in std_logic;
                              b_fa : in std_logic;
17
                              cin_fa : in std_logic ;
18
                              sum_fa : out std_logic;
19
                              cout_fa : out std_logic
21
                              );
            end component;
22
23
            signal carry_int: std_logic_vector (data_width-1 downto 0);
24
25
    begin
26
27
    gen_full_adder : for i in data_width-1 downto 0 generate
28
            least_significant_bit : if i = 0 generate
29
                     inst_fa : full_adder
30
                              port map ( a_fa \Rightarrow a(0),
                                      b_fa => b(0),
32
                                       cin_fa => cin,
33
                                       sum_fa \Rightarrow s(0),
34
                                       cout_fa => carry_int(0)
36
            end generate;
37
            other_bits : if i > 0 generate
38
                     inst_fa : full_adder
                              port map ( a_fa => a(i),
40
                                      b_fa => b(i),
41
                                       cin_fa => carry_int(i-1),
42
                                       sum_fa => s(i),
43
                                       cout_fa => carry_int(i)
44
                                      );
45
            end generate;
46
    end generate gen_full_adder;
47
48
   most_significant_bit : cout <= carry_int(data_width-1);</pre>
49
50
   end Behavioral;
```

2.2.2 Clock Divider and Decoder

They are used to show values on four of the 7-segment displays. They are explained in *Laboratory 5. Creeping Line* [3].

2.2.3 Full Adder from three Half Adders

This component is used in this project for the hardware configuration of the Ripple Carry Adder. It is designed and tested in *Laboratory 3. Adder* [4].

2.3 Testbench

This testbench has been designed to be parameterizable, as it is the multiplier that has to be tested. For this purpose, a *generic* value has been declared inside of the entity and has been set to 4. This value will be spread to any parameterizable hardware concerning this project: the testbench, the parameterizable multiplier top level file, the ripple carry adder component and the size of the signals and buses inside them.

In the *stimulus process*, depending on the current value of *data_width*, the corresponding values of the input switches will be calculated, and for each combination an assertion will be performed in order to check the result. If the multiplication is not correct, the test will fail and thus will stop.

```
library ieee;
   use ieee.std_logic_1164.all;
   use ieee.numeric_std.all;
6
    entity parameterizable_multiplier_tb is
7
            generic ( data_width : integer := 8
            );
8
    end parameterizable_multiplier_tb;
9
10
   architecture bench of parameterizable_multiplier_tb is
11
            component parameterizable_multiplier is
12
                     generic (
                                 data_width : integer := data_width
13
14
                             port ( clk : in std_logic ;
15
                             reset : in std_logic ;
16
                             sw : in std_logic_vector (15 downto 0) := X"0000";
17
                             cat : out std_logic_vector (7 downto 0);
18
                             an : out std_logic_vector (7 downto 0);
19
                             result_to_testbench : out std_logic_vector (15 downto
20
                                 0)
                             );
21
            end component;
22
23
            signal clk_tb : std_logic := '0';
24
            signal reset_tb : std_logic := '1';
            signal sw_tb : std_logic_vector (15 downto 0);
26
            signal cat_tb : std_logic_vector (7 downto 0);
27
            signal an_tb : std_logic_vector (7 downto 0);
28
            signal result_to_testbench_tb : std_logic_vector (15 downto 0);
29
30
31
   begin
   clk_tb <= not clk_tb after 5ns; --half_period</pre>
33
   reset_tb <= '0' after 10ns;</pre>
34
35
```

```
uut: parameterizable_multiplier
           generic map(
                         data_width => data_width
                   )
38
           port map ( clk => clk_tb,
39
                   reset => reset_tb,
                   sw => sw_tb,
41
                   cat => cat_tb,
42
                   an => an_tb,
43
                   result_to_testbench => result_to_testbench_tb
44
45
46
   stimulus: process begin
47
           generic_loop : loop -- Generates multiplication and asserts
            → multiplication for any value of data_width from 2 to 8
                   sw tb <=
49

    std_logic_vector(to_unsigned(to_integer(unsigned(sw_tb) +
                    → 1), 2*data_width)); wait for 100 ns;
                    → assert(unsigned(sw_tb(2*data_width-1 downto

    data_width))*unsigned(sw_tb(data_width-1 downto 0)) =

                    \  \, \to \  \, unsigned(\texttt{result\_to\_testbench\_tb})) \  \, \texttt{report "Multiplication}
                    exit generic_loop when sw_tb(2*data_width-1 downto 0) =
50
                    end loop generic_loop;
51
           wait;
52
   end process;
53
54
   end bench;
```

3 Results and discussion

This is a discussion of the results obtained through the simulation of both the component **Ripple Carry Adder** (which sums two vectors) and the **Parameterizable Multiplier** (using Ripple Carry Adders as components and performing columnar multiplication).

3.1 Simulation

According to the testbench developed in \Rightarrow Section 2.3, the simulation for the **Ripple Carry Adder** component for $data_width = 4$ is the following:




Figure 3.1 Ripple Carry Adder simulation

Then the top level file that contains the HDL description of the Parameter-izable Multiplier, for $data_width = 4$, has the following behavior:




Figure 3.2 Parameterizable Multiplier simulation

4 Conclusion

This Lab has shown the ability of the VHDL language to **reconfigure it-self** depending on the value of a parameter than can be modified previous to the synthesis.

This is a powerful tool for this hardware description language, which is the **generate** statement. Given a defined integer number, this statement will generate as many hardware elements as the given number requires. It has been used to generate multiple instantiations of **Ripple Carry Adder** components.

We have also experimented with **generic** values, which give the possibility to change the behavior of a component giving a number on the instantiation.

For this Lab, some parts of code have been reused from previous work, like a 7-segment decoder, a clock divider or a full adder made of half adders. They are instantiated in the top level as components, thus this Lab has been developed using **structural design** patterns.

References

- [1] University of Victoria. Ripple carry and carry lookahead adders. http://www.ece.uvic.ca/~fayez/courses/ceng465/lab_465/project1/adders.pdf, 2018. 1
- [2] Wikipedia. Full adder. https://en.wikipedia.org/wiki/Adder_(electronics), 2018. 1
- [3] Marcel Cases Freixenet. A creeping line in vhdl. https://www.marcelcases.com/projects/a-creeping-line-in-VHDL/, 2018. 7
- [4] Marcel Cases Freixenet. A two bit adder in vhdl. https://www.marcelcases.com/projects/a-two-bit-adder-in-VHDL/, 2018. 8