

SAR_SPIM_USB Example Project

Features

- Dual SAR ADCs
- USBUART and SPI Master communication interfaces
- Exception Handling

General Description

This example project is also a PSoC Creator starter design. It uses two 12-bit differential SAR ADCs in PSoC 5. Each ADC is configured with independent hardware multiplexers with 4 channels.

The USB host (PC) can select between the 4 channels on each of the 12-bit differential ADCs. The data from the selected channel is then output over SPI and USB simultaneously to help you validate the design.

To test this design, a test project (SPAR_SPIM_USB_Test) is available as a separate example project. It is already configured and ready to go. All of the tedious USB configuration has already been done.

Development Kit Configuration

The following configuration instructions provide a guideline to test this Example Project. For simplicity, the instructions describe the stepwise process to be followed when testing this design with the PSoC Development Kit (CY8CKIT-001) and PSoC 5 processor module, but can be generalized for the PSoC 5 Development Kit (CY8CKIT-050) as well.

- 1. Set LCD power jumper J12 to ON position and position jumpers for Vdd, Vdda and Vddd to be at 5V for both the main and test board.
- 2. Attach a 24MHz crystal (Y2) to the PSoC 5 processor module on the main development kit, along with appropriate capacitors C26 and C27 (~22pF).
- 3. In order to generate different voltages to test the Example Project, set up a resistor ladder on the breadboard available on the PSoC DVK (See Figure 1 and Figure 3). Use 7 resistances of 10k ohm in series, followed by a 0 ohm resistor or jumper wire to ground. Ensure that the LCD is connected to the LCD header P18 on both boards.
- 4. The SPI pin connections are as follows: P5[0] is SCLK, P5[1] MOSI, P5[2] SS, P5[3] MISO. Connect these pins to corresponding (same) pins on the Slave board.

Alias	Name	Pin	Δ	Lock
	Pin_Ground	PO[0] OpAmp:out	•	V
	Mux1_3	P0[1] OpAmp:out	•	V
	\ADC_SAR_1:Bypass\	P0[2] OpAmp+	•	V
	Mux1_2	P0[3] OpAmp-, DSM:ExtVref	•	V
	\ADC_SAR_0:Bypass\	P0[4] OpAmp+	•	V
	Mux1_1	PO[5] OpAmp-	•	V
	Mux1_0	PO[6] IDAC:HI	•	V
	Current_Source	PO[7] IDAC:HI	•	V
	Mux0_3	P1[2]	•	V
	Mux0_2	P1[4]	•	V
	Mux0_1	P1[6]	•	V
	Mux0_0	P1[7]	•	V
	\LCD_Char:LCDPort\[6:0]	P2[6:0]	•	V
	SCLK	P5[0]	•	V
	MOSI	P5[1]	•	V
	SS	P5[2]	•	V
	MISO	P5[3]	•	V
	\USBUART_1:Dp\	P15[6] SWD:IO, USB:D+	•	V
	\USBUART_1:Dm\	P15[7] SWD:CK, USB:D-	•	V

Figure 1. Pin connections for the SAR_SPIM_USB project

- 5. Ensure that the grounds of the two boards are tied together using a short wire.
- 6. Build the SAR_SPIM_USB project and then program the hex file onto the Master board, and repeat this for the SAR_SPIM_USB_Test project with its corresponding board. After programming is complete, disconnect the MiniProg3.
- 7. Connect a USB cable between the PC and USB port J9 on the main development board.
- 8. Reset both the master and the slave devices.

To access the PSoC via USB follow these steps:

- 1. Connect the PSoC DVK to the PC using a USB cable (if not already done so in step 7 above).
- 2. Select the SAR_SPIM_USB.inf file from the project directory, as the driver for this example once Windows asks for it.



- 3. Go to Start > Devices and Printers and identify COM port number associated with the project.
- 4. Open a terminal emulation software such as 'PuTTY' and open the COM (Serial) port number identified in previous step. Ensure that the speed is set to 9600 bps. See Figure 2.
- 5. The input window will open with a blank screen. Type in a channel value.




Figure 2. Putty window



Project Configuration




Figure 3. Main project top design schematic






Figure 4. SPI Master configuration

The top design schematic is shown in Figure 3.

The SPI Master Full Duplex Mode macro is used for the SPI Master; the default settings are retained, except that the data bits parameter is set to 16, and an external 2 MHz clock is used. See Figure 4.



The IDAC is set to source current in the 0-31.875 μ A range and initial value of 10 μ A. This value can be adjusted according to the input range of the ADC and the value of the resistors in the resistor ladder.




Figure 5. IDAC configuration

The analog and digital pins are retained with their default settings. The analog hardware mux is chosen to multiplex the 8 differential inputs to the SAR ADC. This facilitates arbitrary input channel selection via firmware. Note that the sampling mode for the SAR is set to 'triggered', and hence each ADC conversion needs to be started either in software using the StartConvert() API, or via a rising edge on the 'soc' input of the SAR ADC component.






Figure 6. SAR ADC configuration

The USB component uses an **external** 24 MHz crystal oscillator (See configuration instruction 2), and requires some modifications to the 'Clocks' section in the design-wide resources file in PSoC Creator. These include enabling the 100 kHz ILO, setting the USB clock to IMO*2, and enabling the 24Mhz external crystal - Figure 7.






Figure 7. System clock configuration for the master project

Figure 8 and Figure 9 show the test project configuration. This project is basically a simple SPI slave, and serves to test the SPI interface of the master device.






Figure 8. Top design schematic for test project




Figure 9. SPI Slave component configuration



Project Description

The analog voltages generated by the IDAC and resistive ladder are input to the two 4ch analog hardware muxes. The USB host device chooses which channel to read. This voltage is converted by the ADC, and transmitted over SPI using the SPI master and also back to the USB host device. This digital value is also displayed on the Character LCD.

The receiver board has a pre-configured SPI slave which waits for data from the SPI master. When data arrives, this is displayed using the Character LCD. The functionality can be verified by checking the data displayed on the computer screen, and the main and test board LCDs (at the same time).

Expected Results

The user should be able to select the ADC channel to be read via the terminal emulation software. The converted value should then be displayed on the terminal emulation window as well as the Character LCD on the Master and Slave boards. This value is the hexadecimal representation of the analog voltages from the resistor ladder.

```
COM5 - PuTTY
The ADC 0 channel(0) is: 0x 5d6
Please choose the channel (0-7)
The ADC 0 channel(1) is: 0x 4a8
Please choose the channel (0-7)
The ADC 0 channel(2) is: 0x 447
Please choose the channel (0-7)
The ADC 0 channel(3) is: 0x 31f
Please choose the channel (0-7)
The ADC 1 channel(0) is: 0x 2c6
Please choose the channel (0-7)
The ADC 1 channel(1) is: 0x 1d8
Please choose the channel (0-7)
The ADC 1 channel(2) is: 0x ec
Please choose the channel (0-7)
The ADC 1 channel(3) is: 0x
Please choose the channel (0-7)
```

Figure 10. Expected output on terminal window



Page 10 of

Related Material

Example Projects

- ADC 16Channel
- DelSig I2CS
- DelSig_SPIM
- SAR_SPIM_USB
- ADC_DMA_VDAC

Application Notes

- AN57294 USB 101: An Introduction to Universal Serial Bus 2.0
- AN57473 PSoC® 3 / PSoC 5 USB HID Fundamentals with Mouse and Joystick
- AN56377 PSoC® 3 and PSoC 5 USB Transfer Types

Component Datasheets

- Full Speed USB (USBFS)
- ADC Successive Approximation Register (ADC_SAR)
- Serial Peripheral Interface (SPI) Master
- Serial Peripheral Interface (SPI) Slave



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone : 408-943-2600 Fax Website

: 408-943-4730 : www.cypress.com

© Cypress Semiconductor Corporation, 2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in lifesupport systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. PSoC® is a registered trademark, and PSoC Creator™ and Programmable System-on-Chip™ are trademarks of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

