













MSP430F5529, MSP430F5528, MSP430F5527, MSP430F5526 MSP430F5525, MSP430F5524, MSP430F5522, MSP430F5521 MSP430F5519, MSP430F5517, MSP430F5515, MSP430F5514, MSP430F5513

SLAS590M - MARCH 2009 - REVISED NOVEMBER 2015

MSP430F552x, MSP430F551x Mixed-Signal Microcontrollers

1 Device Overview

1.1 Features

- Low Supply Voltage Range: 3.6 V Down to 1.8 V
- Ultra-Low Power Consumption
 - Active Mode (AM):
 - All System Clocks Active:
 - 290 μA/MHz at 8 MHz, 3.0 V, Flash Program Execution (Typical)
 - 150 µA/MHz at 8 MHz, 3.0 V, RAM Program Execution (Typical)
 - Standby Mode (LPM3):
 - Real-Time Clock (RTC) With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake up:
 - 1.9 μA at 2.2 V, 2.1 μA at 3.0 V (Typical)
 - Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wake up:
 - 1.4 μA at 3.0 V (Typical)
 - Off Mode (LPM4):
 - Full RAM Retention, Supply Supervisor Operational, Fast Wake up:
 - 1.1 µA at 3.0 V (Typical)
 - Shutdown Mode (LPM4.5):
 - 0.18 μA at 3.0 V (Typical)
- Wake up From Standby Mode in 3.5 µs (Typical)
- 16-Bit RISC Architecture, Extended Memory, up to 25-MHz System Clock
- Flexible Power Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power Low-Frequency Internal Clock Source (VLO)

1.2 Applications

- Analog and Digital Sensor Systems
- Data Loggers

- Low-Frequency Trimmed Internal Reference Source (REFO)
- 32-kHz Watch Crystals (XT1)
- High-Frequency Crystals up to 32 MHz (XT2)
- 16-Bit Timer TA0, Timer_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TA2, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers
- Two Universal Serial Communication Interfaces
 - USCI_A0 and USCI_A1 Each Support:
 - Enhanced UART Supports Automatic Baud-Rate Detection
 - IrDA Encoder and Decoder
 - · Synchronous SPI
 - USCI_B0 and USCI_B1 Each Support:
 - I²C
 - Synchronous SPI
- Full-Speed Universal Serial Bus (USB)
 - Integrated USB-PHY
 - Integrated 3.3-V and 1.8-V USB Power System
 - Integrated USB-PLL
 - Eight Input and Eight Output Endpoints
- 12-Bit Analog-to-Digital Converter (ADC) (MSP430F552x Only) With Internal Reference, Sample-and-Hold, and Autoscan Feature
- Comparator
- Hardware Multiplier Supports 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- · Three-Channel Internal DMA
- Basic Timer With RTC Feature
- Section 3 Summarizes Available Family Members
- For Complete Module Descriptions, See the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208)
- Connection to USB Hosts



1.3 Description

The TI MSP430™ family of ultra-low-power microcontrollers consists of several devices featuring peripheral sets targeted for a variety of applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The microcontroller features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the devices to wake up from low-power modes to active mode in 3.5 µs (typical).

The MSP430F5529, MSP430F5527, MSP430F5525, and MSP430F5521 microcontrollers have integrated USB and PHY supporting USB 2.0, four 16-bit timers, a high-performance 12-bit analog-to-digital converter (ADC), two universal serial communication interfaces (USCI), a hardware multiplier, DMA, a real-time clock (RTC) module with alarm capabilities, and 63 I/O pins. The MSP430F5528, MSP430F5526, MSP430F5524, and MSP430F5522 microcontrollers include all of these peripherals but have 47 I/O pins.

The MSP430F5519, MSP430F5517, and MSP430F5515 microcontrollers have integrated USB and PHY supporting USB 2.0, four 16-bit timers, two universal serial communication interfaces (USCI), a hardware multiplier, DMA, an RTC module with alarm capabilities, and 63 I/O pins. The MSP430F5514 and MSP430FF5513 microcontrollers include all of these peripherals but have 47 I/O pins.

Typical applications include analog and digital sensor systems, data loggers, and others that require connectivity to various USB hosts.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (2)
MSP430F5529PN	LQFP (80)	12 mm × 12 mm
MSP430F5528RGC	VQFN (64)	9 mm × 9 mm
MSP430F5528YFF	DSBGA (64)	3.5 mm × 3.5 mm
MSP430F5528ZQE	MicroStar Junior™ BGA (80)	5 mm × 5 mm

⁽¹⁾ For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 8, or see the TI website at www.ti.com.

⁽²⁾ The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 8.



1.4 Functional Block Diagrams

Figure 1-1 shows the functional block diagram for the MSP430F5529, MSP430F5527, MSP430F5525, and MSP430F5521 devices in the PN package.




Figure 1-1. Functional Block Diagram – MSP430F5529IPN, MSP430F5527IPN, MSP430F5525IPN, MSP430F5521IPN

Figure 1-2 shows the functional block diagram for the MSP430F5528, MSP430F5526, MSP430F5524, and MSP430F5522 devices in the RGC and ZQE packages and for the MSP430F5528, MSP430F5526, and MSP430F5524 devices in the YFF package.




Figure 1-2. Functional Block Diagram –
MSP430F5528IRGC, MSP430F5526IRGC, MSP430F5524IRGC, MSP430F5522IRGC
MSP430F5528IZQE, MSP430F5526IZQE, MSP430F5524IZQE, MSP430F5522IZQE
MSP430F5528IYFF, MSP430F5526IYFF, MSP430F5524IYFF

Figure 1-3 shows the functional block diagram for the MSP430F5519, MSP430F5517, and MSP430F5515 devices in the PN package.




Figure 1-3. Functional Block Diagram - MSP430F5519IPN, MSP430F5517IPN, MSP430F5515IPN

Figure 1-4 shows the functional block diagram for the MSP430F5514 and MSP430F5513 devices in the RGC and ZQE packages.




Figure 1-4. Functional Block Diagram – MSP430F5514IRGC, MSP430F5513IRGC, MSP430F5514IZQE, MSP430F5513IZQE





Table of Contents

1	Devi	ce Overview	. <u>1</u>		5.24	PMM, SVS Low Side	33
	1.1	Features	. <u>1</u>		5.25	PMM, SVM Low Side	33
	1.2	Applications	. <u>1</u>		5.26		
	1.3	Description	. 2			Reset	
	1.4	Functional Block Diagrams	. <u>3</u>		5.27	Timer_A	
2	Revi	sion History	6		5.28	Timer_B	<u>34</u>
3	Devi	ce Comparison	. 7		5.29	USCI (UART Mode) Clock Frequency	
4		ninal Configuration and Functions	_		5.30	USCI (UART Mode)	35
	4.1	Pin Diagrams	. 8		5.31	USCI (SPI Master Mode) Clock Frequency	35
	4.2	Signal Descriptions	_		5.32	USCI (SPI Master Mode)	35
5	Spec	cifications	_		5.33	USCI (SPI Slave Mode)	37
	5.1	Absolute Maximum Ratings	_		5.34	USCI (I ² C Mode)	39
	5.2	ESD Ratings	_		5.35	12-Bit ADC, Power Supply and Input Range	
	5.3	Recommended Operating Conditions				Conditions	
	5.4	Active Mode Supply Current Into V _{CC} Excluding			5.36	12-Bit ADC, Timing Parameters	
		External Current	<u>21</u>		5.37	12-Bit ADC, Linearity Parameters Using an Externa Reference Voltage or AVCC as Reference Voltage	
	5.5	Low-Power Mode Supply Currents (Into V _{CC})			5.38	12-Bit ADC, Linearity Parameters Using the Interna	_
		Excluding External Current			5.50	Reference Voltage	
	5.6	Thermal Characteristics	<u>23</u>		5.39	12-Bit ADC, Temperature Sensor and Built-In V _{MID}	
	5.7	Schmitt-Trigger Inputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.0 to P4.7 p2.0 to P4.7	17)		5.40	REF, External Reference	
		(P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to	+.1)		5.41	REF, Built-In Reference	
		P8.2, PJ.0 to PJ.3, RST/NMI)	<u>24</u>		5.42	Comparator_B	
	5.8	Inputs – Ports P1 and P2			5.43	Ports PU.0 and PU.1	
		(P1.0 to P1.7, P2.0 to P2.7)	<u>24</u>		5.44	USB Output Ports DP and DM	
	5.9	Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.0	4 7)		5.45	USB Input Ports DP and DM	
		(P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to	T.1)		5.46	USB-PWR (USB Power System)	
		P8.2, PJ.0 to PJ.3, RST/NMI)	<u>24</u>		5.47	USB-PLL (USB Phase Locked Loop)	
	5.10	Outputs – General-Purpose I/O (Full Drive Strength)			5.48	Flash Memory	
		(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.0 to P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to	4.7)		5.49	JTAG and Spy-Bi-Wire Interface	
		P8.2, PJ.0 to PJ.3)	24	6		iled Description	
	5.11	Outputs - General-Purpose I/O (Reduced Drive	_	•	6.1	CPU (Link to User's Guide)	
		Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.0 to P4.7, P3.0 to P4.7, P4.0 to P4.7	4.7)		6.2	Operating Modes	
		(P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to	+.7)		6.3	Interrupt Vector Addresses	
		P8.2, PJ.0 to PJ.3)	<u>25</u>		6.4	Memory Organization	
	5.12	Output Frequency – General-Purpose I/O	,		6.5	Bootstrap Loader (BSL)	
		(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.0 to P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to	4.7)		6.6	JTAG Operation	
		P8.2, PJ.0 to PJ.3)	25		6.7	Flash Memory (Link to User's Guide)	
	5.13	Typical Characteristics – Outputs, Reduced Drive	_		6.8	RAM (Link to User's Guide)	
		Strength (PxDS.y = 0)	<u>26</u>		6.9	Peripherals	
	5.14	21			6.10	Input/Output Schematics	
		Strength (PxDS.y = 1)	<u>27</u>		6.11	Device Descriptors (TLV)	
	5.15	Crystal Oscillator, XT1, Low-Frequency Mode		7			109
	5.16	Crystal Oscillator, XT2	<u>29</u>	•	7.1		109
	5.17	Internal Very-Low-Power Low-Frequency Oscillator (VLO)	30		7.2	Documentation Support	
	5.18	Internal Reference, Low-Frequency Oscillator	<u>30</u>		7.3	Related Links	
	0.10	(REFO)	30		7.4	Community Resources	
	5.19	DCO Frequency			7.5	Trademarks	
	5.20	PMM, Brown-Out Reset (BOR)			7.6	Electrostatic Discharge Caution	
	5.21	PMM, Core Voltage			7.6	Glossary	
	5.22	PMM, SVS High Side	_	8		hanical, Packaging, and Orderable	113
	5.23	PMM, SVM High Side		J			114
		, , ,					

www.ti.com

2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Chan	ges from Revision L (June 2013) to Revision M	Page
•	Formatting and organization changes throughout, including addition of section numbering	
•	Added Section 1.4 and moved all functional block diagrams to it	
•	Added Section 3 and moved Family Members table to it	
•	Added Section 5 and moved all electrical specifications to it	
•	Added Section 5.2, ESD Ratings	19
•	Moved Section 5.6, Thermal Characteristics	
•	Changed the TYP value of $C_{L,eff}$ with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF	<u>2</u> 8
•	Corrected MRG0 and MRG1 bit names in f _{MCLK,MRG} parameter description	49
•	Corrected spelling of NMIIFG in Table 6-9, System Module Interrupt Vector Registers	<u>6</u> 0
•	Corrected register names (added "USB" prefix as necessary) in Table 6-45, USB Control Registers	<u>8</u>
•	Changed P5.3 schematic (added P5SEL.2 and XT2BYPASS inputs, AND gate, and OR gate after P5SEL.3)	8
•	Changed P5SEL.3 column from X to 0 for "P5.3 (I/O)" rows	8
•	Changed P5.5 schematic (change input from P5SEL.5 to P5SEL.4 and added P5SEL.5 input and the following	
	OR gate)	9
•	Changed P5SEL.5 column from X to 0 for "P5.5 (I/O)" rows	<u>9</u>
•	Added Section 7 and moved Tools Support, Device Nomenclature, ESD Caution, and Trademarks sections to it	10
•	Added Section 8, Mechanical, Packaging, and Orderable Information	114

SLAS590M - MARCH 2009 - REVISED NOVEMBER 2015



3 Device Comparison

Table 3-1 summarizes the available family members.

Table 3-1. Family Members (1)(2)

					US	SCI				
DEVICE	FLASH (KB)	SRAM (KB) ⁽³⁾	Timer_A ⁽⁴⁾	Timer_B ⁽⁵⁾	CHANNEL A: UART, IrDA, SPI	CHANNEL B: SPI, I ² C	ADC12_A (Ch)	Comp_B (Ch)	I/O	PACKAGE
MSP430F5529	128	8 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5528	128	8 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 64 YFF, 80 ZQE
MSP430F5527	96	6 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5526	96	6 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 64 YFF, 80 ZQE
MSP430F5525	64	4 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5524	64	4 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 64 YFF, 80 ZQE
MSP430F5522	32	8 + 2	5, 3, 3	7	2	2	10 ext, 2 int	8	47	64 RGC, 80 ZQE
MSP430F5521	32	6 + 2	5, 3, 3	7	2	2	14 ext, 2 int	12	63	80 PN
MSP430F5519	128	8 + 2	5, 3, 3	7	2	2	_	12	63	80 PN
MSP430F5517	96	6 + 2	5, 3, 3	7	2	2	_	12	63	80 PN
MSP430F5515	64	4 + 2	5, 3, 3	7	2	2	-	12	63	80 PN
MSP430F5514	64	4 + 2	5, 3, 3	7	2	2	_	8	47	64 RGC, 80 ZQE
MSP430F5513	32	4 + 2	5, 3, 3	7	2	2	_	8	47	64 RGC, 80 ZQE

⁽¹⁾ For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 8, or see the TI website at www.ti.com.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽³⁾ The additional 2KB USB SRAM that is listed can be used as general-purpose SRAM when USB is not in use.

⁽⁴⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.

⁽⁵⁾ Each number in the sequence represents an instantiation of Timer_B with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.



4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 shows the pinout for the MSP430F5529, MSP430F5527, MSP430F5525, and MSP430F5521 devices in the PN package.





Figure 4-1. Pin Designation – MSP430F5529IPN, MSP430F5527IPN, MSP430F5525IPN, MSP430F5521IPN (Top View)

Figure 4-2 shows the pinout for the MSP430F5528, MSP430F5526, MSP430F5524, and MSP430F5522 devices in the RGC package.



NOTE: TI recommends connecting the exposed thermal pad to V_{SS}.

Figure 4-2. Pin Designation – MSP430F5528IRGC, MSP430F5526IRGC, MSP430F5524IRGC, MSP430F5522IRGC (Top View)

Figure 4-3 shows the pinout for the MSP430F5519, MSP430F5517, and MSP430F5515 devices in the PN package.





Figure 4-3. Pin Designation - MSP430F5519IPN, MSP430F5517IPN, MSP430F5515IPN (Top View)



Figure 4-4 shows the pinout for the MSP430F5514 and MSP430F5513 devices in the RGC package.



NOTE: TI recommends connecting the exposed thermal pad to V_{SS} .

Figure 4-4. Pin Designation - MSP430F5514IRGC, MSP430F5513IRGC (Top View)



Figure 4-5 shows the pinout for the MSP430F5528, MSP430F5526, MSP430F5524, MSP430F5522, MSP430F5514, and MSP430F5513 devices in the ZQE package.

P6.0	RST/NM		TEST	AVSS2	VUSB	VBUS	PU.1	PU.0
(A1)	(A2)	(A3)	(A4)	(A5)	(A6)	(A7)	(A8)	(A9)
P6.2 (B1)	P6.1 (B2)	PJ.3 (B3)	P5.3 (B4)	P5.2 (B5)	V18 (B6)	PUR (B7)	VSSU (B8)	VSSU (B9)
P6.4 (C1)	P6.3 (C2)		PJ.1 (C4)	PJ.0 (C5)	Reserved	P4.7 (C7)	P4.6 (C8)	P4.5 (C9)
P6.6 (D1)	P6.5 (D2)	P6.7 (D3)	Reserved	Reserved	Reserved	P4.4 (D7)	P4.3 (D8)	P4.2 (D9)
P5.0 (E1)	P5.1 (E2)	Reserved	Reserved	Reserved	Reserved	P4.1 (E7)	P4.0 (E8)	DVCC2
P5.4 (F1)	AVCC1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	DVSS2 (F9)
P5.5 (G1)	AVSS1 (G2)	Reserved	P1.3 (G4)	P1.6 (G5)	P2.1 (G6)	P3.4 (G7)	P3.2 (G8)	P3.3 (G9)
DVCC1	P1.0 (H2)		P1.4 (H4)	P1.7 (H5)	P2.3 (H6)	P2.7 (H7)	P3.0 (H8)	P3.1 (H9)
DVSS1 (J1)	VCORE (J2)	P1.2 (J3)	P1.5 (J4)	P2.0 (J5)	P2.2 (J6)	P2.4 (J7)	P2.5 (J8)	P2.6 (J9)

Figure 4-5. Pin Designation – MSP430F5528IZQE, MSP430F5526IZQE, MSP430F5524IZQE, MSP430F5522IZQE, MSP430F5514IZQE, MSP430F5513IZQE (Top View)



Figure 4-6 shows the pinout for the MSP430F5528, MSP430F5526, and MSP430F5524 devices in the YFF package.




Figure 4-6. Pin Designation - MSP430F5528IYFF, MSP430F5526IYFF, MSP430F5524IYFF



4.2 **Signal Descriptions**

Table 4-1. Terminal Functions

TERMINAL						
		N	10.		I/O ⁽¹⁾	DESCRIPTION
NAME	PN	RGC	YFF	ZQE		
						General-purpose digital I/O
P6.4/CB4/A4	1	5	B2	C1	I/O	Comparator_B input CB4
						Analog input A4 – ADC (not available on F551x devices)
						General-purpose digital I/O
P6.5/CB5/A5	2	6	В3	D2	I/O	Comparator_B input CB5
						Analog input A5 – ADC (not available on F551x devices)
						General-purpose digital I/O
P6.6/CB6/A6	3	7	A2	D1	I/O	Comparator_B input CB6
						Analog input A6 – ADC (not available on F551x devices)
						General-purpose digital I/O
P6.7/CB7/A7	4	8	C5	D3	I/O	Comparator_B input CB7
						Analog input A7 – ADC (not available on F551x devices)
						General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P7.0/CB8/A12	5	N/A	N/A	N/A	I/O	Comparator_B input CB8 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
						Analog input A12 – ADC (not available on F551x devices)
						General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514,
P7.1/CB9/A13	6	N/A	N/A	N/A	I/O	F5513 devices) Comparator_B input CB9 (not available on F5528, F5526, F5524, F5522, F5514,
						F5513 devices)
						Analog input A13 – ADC (not available on F551x devices)
						General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P7.2/CB10/A14	7	N/A	N/A	N/A	I/O	Comparator_B input CB10 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
						Analog input A14 – ADC (not available on F551x devices)
						General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
P7.3/CB11/A15	8	N/A	N/A	N/A	I/O	Comparator_B input CB11 (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
						Analog input A15 – ADC (not available on F551x devices)
						General-purpose digital I/O
						Output of reference voltage to the ADC (not available on F551x devices)
P5.0/A8/VREF+/VeREF+	9	9	B4	E1	I/O	Input for an external reference voltage to the ADC (not available on F551x devices)
						Analog input A8 – ADC (not available on F551x devices)
						General-purpose digital I/O
P5.1/A9/VREF-/VeREF-	10	10	B5	E2	I/O	Negative terminal for the ADC reference voltage for both sources, the internal reference voltage, or an external applied reference voltage (not available on F551x devices)
						Analog input A9 – ADC (not available on F551x devices)
AVCC1	11	11	A3	F2		Analog power supply
P5.4/XIN	12	12	A5	F1	I/O	General-purpose digital I/O
. 5. 1/3111	12	12	, 10		1,0	Input terminal for crystal oscillator XT1
P5.5/XOUT	13	13	A6	G1	I/O	General-purpose digital I/O
	.5	.5	,	<u> </u>	., 0	Output terminal of crystal oscillator XT1
AVSS1	14	14	A4	G2		Analog ground supply
P8.0	15	N/A	N/A	N/A	I/O	General-purpose digital I/O
P8.1	16	N/A	N/A	N/A	I/O	General-purpose digital I/O
P8.2	17	N/A	N/A	N/A	I/O	General-purpose digital I/O

⁽¹⁾ I = input, O = output, N/A = not available



TERMINAL						
		1	١٥.		I/O ⁽¹⁾	DESCRIPTION
NAME	PN	RGC	YFF	ZQE		
DVCC1	18	15	A7	H1		Digital power supply
DVSS1	19	16	A8	J1		Digital ground supply
VCORE (2)	20	17	B8	J2		Regulated core power supply output (internal use only, no external current loading)
						General-purpose digital I/O with port interrupt
P1.0/TA0CLK/ACLK	21	18	B7	H2	I/O	TA0 clock signal TA0CLK input
						ACLK output (divided by 1, 2, 4, 8, 16, or 32)
						General-purpose digital I/O with port interrupt
P1.1/TA0.0	22	19	B6	НЗ	I/O	TA0 CCR0 capture: CCI0A input, compare: Out0 output
						BSL transmit output
						General-purpose digital I/O with port interrupt
P1.2/TA0.1	23	20	C6	J3	I/O	TA0 CCR1 capture: CCl1A input, compare: Out1 output
						BSL receive input
D4 2/TA0 2	24	24	00	C4	2	General-purpose digital I/O with port interrupt
P1.3/TA0.2	24	21	C8	G4	I/O	TA0 CCR2 capture: CCI2A input, compare: Out2 output
D4 4/TA0 2	25	22	C7	114	1/0	General-purpose digital I/O with port interrupt
P1.4/TA0.3	25	22	C/	H4	I/O	TA0 CCR3 capture: CCI3A input compare: Out3 output
D4 E/TAO 4	26	22	De	14	2	General-purpose digital I/O with port interrupt
P1.5/TA0.4	26	23	D6	J4	I/O	TA0 CCR4 capture: CCI4A input, compare: Out4 output
						General-purpose digital I/O with port interrupt
P1.6/TA1CLK/CBOUT	27	24	D7	G5	I/O	TA1 clock signal TA1CLK input
						Comparator_B output
D4.7/TA4.0	28	25	D8	H5	I/O	General-purpose digital I/O with port interrupt
P1.7/TA1.0	26	25	Do	по	1/0	TA1 CCR0 capture: CCl0A input, compare: Out0 output
P2.0/TA1.1	29	26	E5	J5	I/O	General-purpose digital I/O with port interrupt
P2.0/TA1.1	29	20	E3	Jo	20	TA1 CCR1 capture: CCl1A input, compare: Out1 output
P2.1/TA1.2	30	27	E8	G6	I/O	General-purpose digital I/O with port interrupt
FZ.1/1A1.2	30	21	LO	Gu	2)	TA1 CCR2 capture: CCI2A input, compare: Out2 output
						General-purpose digital I/O with port interrupt
P2.2/TA2CLK/SMCLK	31	28	E7	J6	I/O	TA2 clock signal TA2CLK input
						SMCLK output
P2.3/TA2.0	32	29	E6	H6	I/O	General-purpose digital I/O with port interrupt
1 2.0/1/12.0	02	23		110	1/0	TA2 CCR0 capture: CCI0A input, compare: Out0 output
P2.4/TA2.1	33	30	F8	J7	I/O	General-purpose digital I/O with port interrupt
1 2.4/1/(2.1	00	30	10	01	1/0	TA2 CCR1 capture: CCl1A input, compare: Out1 output
P2.5/TA2.2	34	31	F7	J8	I/O	General-purpose digital I/O with port interrupt
T E.O/ T/ L.E	0.	01		00	.,0	TA2 CCR2 capture: CCl2A input, compare: Out2 output
						General-purpose digital I/O with port interrupt
P2.6/RTCCLK/DMAE0	35	32	F6	J9	I/O	RTC clock output for calibration
						DMA external trigger input
						General-purpose digital I/O with port interrupt
P2.7/UCB0STE/UCA0CLK	36	33	Н8	H7	I/O	Slave transmit enable – USCI_B0 SPI mode
	1					Clock signal input – USCI_A0 SPI slave mode
						Clock signal output – USCI_A0 SPI master mode
						General-purpose digital I/O
P3.0/UCB0SIMO/UCB0SDA	37	34	G8	H8	I/O	Slave in, master out – USCI_B0 SPI mode
						I ² C data – USCI_B0 I ² C mode

⁽²⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



NAME	TERMINAL						
P3_1/UCB0SOM UCB0SCL 38 35 H7 H9 V0 Slave out, master in _ USCL_B D PI mode P2_C clock - USCL_B D PC mode P2			N	10.		I/O ⁽¹⁾	DESCRIPTION
P3.1/UCB0SOMI/UCB0SCL 38 36 H7 H9 I/O Slave out, master in – USCL B0 SPI mode	NAME	PN	RGC	YFF	ZQE		
P2_2UCBOCLK/UCA0STE 39 36 G7 G8 I/O General-purpose digital I/O General-purpose							General-purpose digital I/O
P3.2IUCBOCLKIUCAOSTE 39 36 67 68 10 10 10 10 10 10 10 1	P3.1/UCB0SOMI/UCB0SCL	38	35	H7	H9	I/O	Slave out, master in – USCI_B0 SPI mode
P3.2/UCB0CLK/UCA0STE 39 36 67 GB I/O Clock signal input - USCLB SPI dave mode Clock signal output - USCLB SPI master mode Size transmit enable - USCLA SPI mode							I ² C clock – USCI_B0 I ² C mode
P3.2/UCBOCLK/UCAOSTE 39 36 67 68 1/0 Clock signal output — USCI_B0 SPI master mode Slave transmit enable — USCI_A0 SPI mode General-purpose digital I/O General-purpose digital I/O Slave I/I, master out — USCI_A0 SPI mode General-purpose digital I/O Slave I/I, master out — USCI_A0 SPI mode General-purpose digital I/O Slave I/I, master out — USCI_A0 SPI mode General-purpose digital I/O Slave Out, master in — USCI_A0 SPI mode General-purpose digital I/O Slave Out, master in — USCI_A0 SPI mode General-purpose digital I/O (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) T80 CCR5 capture: CCI5A input, compare: Out5 output General-purpose digital I/O (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) T80 CCR5 capture: CCI6A input, compare: Out6 output General-purpose digital I/O (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) T80 CCR6 capture: CCI6A input, compare: Out6 output General-purpose digital I/O (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5622, F5614, F5613 devices) SVM output (not available on F5628, F5626, F5624, F5628, F5626, F5624, F5628, F5626, F5624, F5614, F5613 devices) SVM output (not available on F5							General-purpose digital I/O
Clock signal output - USCI_B0 SPI master mode							Clock signal input – USCI_B0 SPI slave mode
P3.3/UCA0TXD/UCA0SIMO	P3.2/UCB0CLK/UCA0STE	39	36	G7	G8	I/O	Clock signal output – USCI_B0 SPI master mode
P3.3/UCA0TXD/UCA0SIMO							Slave transmit enable – USCI_A0 SPI mode
Slave in, master out — USCI_AO SPI mode							General-purpose digital I/O
P3.4/UCAGRXD/UCAGSOMI	P3.3/UCA0TXD/UCA0SIMO	40	37	G6	G9	I/O	Transmit data – USCI_A0 UART mode
P3.4/UCA0RXD/UCA0SOMI							Slave in, master out – USCI_A0 SPI mode
Slave out, master in USCI_A0 SPI mode							General-purpose digital I/O
P3.5/TB0.5	P3.4/UCA0RXD/UCA0SOMI	41	38	G5	G7	I/O	Receive data – USCI_A0 UART mode
P3.5/TB0.5 42 N/A N/A N/A I/O F5513 devices) TB0 CCR5 capture: CCI5A input, compare: Out5 output P3.6/TB0.6 43 N/A N							Slave out, master in – USCI_A0 SPI mode
TB0 CCR5 capture: CCI5A input, compare: Out5 output General-purpose digital I/O (not available on F5528, F5524, F5522, F5514, F5513 devices) TB0 CCR6 capture: CCI6A input, compare: Out6 output General-purpose digital I/O (not available on F5528, F5524, F5522, F5514, F5513 devices) TB0 CCR6 capture: CCI6A input, compare: Out6 output General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices) General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Clock signal input — USCI_A1 SPI master mode Default mapping: PC data — USCI_B1 PC mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Clock signal output — USCI_B1 SPI master mode Default mapping: Clock signal output — USCI_B1 SPI master mode Default mapping: Clock signal output — USCI_B1 SPI master mode Default mapping: Clock signal output — USCI_B1 SPI master mode Default mapping: Slave transmit enable — USCI_A1 SPI mode SCREATED PURPOSE digital I/O with reconfigurable port mapping secondary function Default mapping: Slave in, master out — USCI_A1 SPI mode General-purpose digital I/O w							General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514,
P3.6/TB0.6	P3.5/TB0.5	42	N/A	N/A	N/A	I/O	F5513 devices)
P3.6/TB0.6							TB0 CCR5 capture: CCI5A input, compare: Out5 output
General-purpose digital I/O (not available on F5528, F5524, F5524, F5524, F5514, F5513 devices) Swifth all PWM outputs high impedance input – TB0 (not available on F5528, F5526, F5524, F5514, F5513 devices) Swifth all PWM outputs high impedance input – TB0 (not available on F5528, F5526, F5524, F5524	P3.6/TB0.6	43	N/A	N/A	N/A	I/O	
P3.7/TB0OUTH/SVMOUT 44 N/A							TB0 CCR6 capture: CCI6A input, compare: Out6 output
F5526, F5524, F5513 devices) SVM output (not available on F5528, F5524, F5524, F5513 devices) SVM output (not available on F5528, F5524, F5524, F55513 devices) General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave transmit enable – USCI_B1 SPI mode Default mapping: Clock signal input – USCI_A1 SPI slave mode Default mapping: Clock signal input – USCI_A1 SPI slave mode Default mapping: Clock signal output – USCI_A1 SPI master mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave in, master out – USCI_B1 SPI mode Default mapping: Slave in, master out – USCI_B1 SPI mode Default mapping: PC data – USCI_B1 PC mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master us USCI_B1 SPI mode Default mapping: Slave out, master us USCI_B1 SPI mode Default mapping: Slave out, master us USCI_B1 SPI mode Default mapping: Slave out, master us USCI_B1 SPI mode Default mapping: Slave out, master us USCI_B1 SPI mode Default mapping: Slave out, master us USCI_B1 SPI master mode Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Slave transmit enable – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_A1 SPI mode DVSS2 49 39 H6 F9 Digital grown supply DVCC2 50 40 H5 E9 Digital power supply General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Transmit data – USCI_A1 SPI mode Default mapping: Slave out, master us – USCI_A1 SPI mode Default mapping: Slave out, master us – USCI_A1 SPI mode Default mapping: Slave out, master us – USCI_A1 SPI mode Default mapping: Slave out, master us – USCI_A1 SPI mode Default mapping: Slave out, master us – USCI_A1 SPI mode Default mapping: Slave out, master us – USCI_A1 SPI mode Default mapping: No escondary function Default mapping: No escondary function Default m							
P4.0/PM_UCB1STE/ PM_UCA1CLK 45 41 F5 E8 VO General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Clock signal input _ USCI_A1 SPI slave mode Default mapping: Clock signal input _ USCI_A1 SPI slave mode Default mapping: Clock signal input _ USCI_A1 SPI slave mode Default mapping: Clock signal input _ USCI_A1 SPI slave mode Default mapping: Slave in, master out _ USCI_A1 SPI master mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: I ² C data _ USCI_B1 I ² C mode P4.2/PM_UCB1SOM/ PM_UCB1SCL 48 44 F4 D8 VO General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in _ USCI_B1 SPI mode Default mapping: Clock signal output _ USCI_B1 SPI mode Default mapping: Clock signal input _ USCI_B1 SPI master mode Default mapping: Clock signal output _ USCI_B1 SPI master mode Default mapping: Clock signal output _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI master mode Default mapping: Slave transmit enable _ USCI_B1 SPI mode General-purpose digital	P3.7/TB0OUTH/SVMOUT	44	N/A	N/A	N/A	I/O	
P4.0/PM_UCB1STE/ PM_UCB1SIMO/ PM_UCB1SIMO/ PM_UCB1SIMO/ PM_UCB1SDA 46 42 H4 E7							SVM output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)
PM_UCATCLK 45 41 F5 E8 I/O Default mapping: Clock signal input – USCI_A1 SPI slave mode Default mapping: Clock signal output – USCI_A1 SPI master mode Quality mapping: Clock signal output – USCI_A1 SPI master mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: IPC data – USCI_B1 SPI mode Default mapping: IPC data – USCI_B1 SPI mode Quality mapping: Slave in, master out – USCI_B1 SPI mode Default mapping: IPC data – USCI_B1 SPI mode P4.2/PM_UCB1SOM/ PM_UCB1SCL 47 43 G4 D9 I/O Default mapping: Slave out, master in – USCI_B1 SPI mode Default mapping: Clock signal input – USCI_B1 SPI mode Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Clock signal output – USCI_B1 SPI slave mode Default mapping: Slave transmit enable – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_B1 SPI mode P4.4/PM_UCA1STMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 SPI mode Default mapping: Slave in, master out – USCI_A1 SPI mode Default mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Default mapping: Slave in, master out – USCI_A1 SPI mode P4.4/PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 SPI mode Quality mapping: Slave in, master out – USCI_A1 S							General-purpose digital I/O with reconfigurable port mapping secondary function
PM_UCA1CLK 45 41 F5 E8 I/O Default mapping: Clock signal input — USCI_A1 SPI slave mode Default mapping: Clock signal output — USCI_A1 SPI master mode P4.1/PM_UCB1SIMO/ PM_UCB1SIMO/ PM_UCB1SDA 46 42 H4 E7 I/O Default mapping: Slave in, master out — USCI_B1 SPI mode Default mapping: PC data — USCI_B1 PC mode P4.2/PM_UCB1SOMI/ PM_UCB1SOMI/ PM_UCB1SCL 47 43 G4 D9 I/O Default mapping: PC data — USCI_B1 PC mode P4.3/PM_UCB1SCL 48 44 F4 D8 I/O Default mapping: Clock signal input — USCI_B1 SPI mode Default mapping: PC clock — USCI_B1 PC mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: PC clock — USCI_B1 PC mode P4.3/PM_UCB1CLK/ PM_UCB1CLK/	P4.0/PM UCB1STE/	4.5	44		5 0	1/0	Default mapping: Slave transmit enable – USCI_B1 SPI mode
P4.1/PM_UCB1SIMO/ PM_UCB1SDA 46 42 H4 E7 I/O Default mapping: Slave in, master out – USCI_B1 SPI mode Default mapping: I²C data – USCI_B1 I²C mode P4.2/PM_UCB1SOMI/ PM_UCB1SOMI/ PM_UCB1SCL 47 43 G4 D9 I/O Default mapping: PC data – USCI_B1 PI mode Default mapping: PC data – USCI_B1 I²C mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: PC clock – USCI_B1 SPI mode Default mapping: PC clock – USCI_B1 SPI mode Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Slave transmit enable – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_B1 SPI mode DVSS2 49 39 H6 F9 Digital ground supply DVCC2 50 40 H5 E9 Digital power supply General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode P4.5/PM_UCA1TXD/ PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Receive data – USCI_A1 UART mode Default mapping: Receive data – USCI_A1 SPI mode P4.5/PM_UCA1SOMI P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: No secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.	PM_UCA1CLK	45	41	F5	E8	1/0	Default mapping: Clock signal input – USCI_A1 SPI slave mode
P4.1/PM_UCB1SIMO/ PM_UCB1SDA 46 42 H4 E7 I/O Default mapping: Slave in, master out - USCl_B1 SPI mode Default mapping: I ² C data - USCl_B1 I ² C mode P4.2/PM_UCB1SOMI/ PM_UCB1SCL 47 43 G4 D9 I/O Default mapping: Slave out, master in - USCl_B1 SPI mode Default mapping: I ² C clock - USCl_B1 SPI mode Default mapping: I ² C clock - USCl_B1 SPI mode Default mapping: I ² C clock - USCl_B1 SPI mode Default mapping: I ² C clock - USCl_B1 SPI mode Default mapping: Clock signal input - USCl_B1 SPI slave mode Default mapping: Clock signal output - USCl_B1 SPI slave mode Default mapping: Slave transmit enable - USCl_B1 SPI master mode Default mapping: Slave transmit enable - USCl_B1 SPI mapping secondary function Default mapping: Slave transmit enable - USCl_B1 SPI mode DVSS2 49 39 H6 F9 Digital ground supply DVCC2 50 40 H5 E9 Digital power supply General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Transmit data - USCl_A1 UART mode Default mapping: Slave in, master out - USCl_A1 SPI mode P4.4/PM_UCA1SIMO P4.5/PM_UCA1RXD/ PM_UCA1SOMI 51 45 G3 C9 I/O Default mapping: Receive data - USCl_A1 UART mode Default mapping: Slave out, master in - USCl_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in - USCl_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.							Default mapping: Clock signal output – USCI_A1 SPI master mode
PM_UCB1SDA 40 42 H4 E7 1/0 Default mapping: Slave in, insiste out - USCI_B1 SPI fielde Default mapping: IPC data - USCI_B1 IPC mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: IPC clock - USCI_B1 IPC mode Default mapping: IPC clock - USCI_B1 IPC mode Default mapping: IPC clock - USCI_B1 IPC mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: IPC clock signal input - USCI_B1 SPI mapping secondary function Default mapping: Clock signal output - USCI_B1 SPI master mode Default mapping: Slave transmit enable - USCI_A1 SPI mode Default mapping: Slave transmit enable - USCI_A1 SPI mode Default mapping: Slave transmit enable - USCI_A1 SPI mode Default mapping: Transmit data - USCI_A1 SPI mode Default mapping: Slave in, master out - USCI_B1 SPI indee Default mapping: Clock signal input - USCI_B1 SPI mapping secondary function Default mapping: Slave in mapping secondary function Default mapping: Slave in, master out - USCI_A1 SPI mode Default mapping: Slave in, master out - USCI_A1 SPI mode Default mapping: Slave in, master out - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: Slave out, master in - USCI_A1 SPI mode Default mapping: no secondary function Default mapping: no secondary function. Default mapping: no secondary function.							General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: I²C data – USCI_B1 I²C mode P4.2/PM_UCB1SOMI/ PM_UCB1SCL 43 G4 D9 I/O Default mapping: Slave out, master in – USCI_B1 SPI mode Default mapping: I²C clock – USCI_B1 I²C mode P4.3/PM_UCB1CLK/ PM_UCB1CLK/ PM_UCA1STE 48 44 F4 D8 I/O Default mapping: P2C clock – USCI_B1 I²C mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Clock signal input – USCI_B1 SPI master mode Default mapping: Clock signal output – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_A1 SPI mode DVSS2 49 39 H6 F9 Digital ground supply DVCC2 50 40 H5 E9 Digital power supply General-purpose digital I/O with reconfigurable port mapping secondary function P4.4/PM_UCA1TXD/ PM_UCA1TXD/ PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode P4.5/PM_UCA1RXD/ PM_UCA1SOMI 52 46 G3 C9 I/O Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: No secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: No secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.		46	42	H4	E7	I/O	Default mapping: Slave in, master out – USCI_B1 SPI mode
P4.2/PM_UCB1SCL 47 43 G4 D9 I/O Default mapping: Slave out, master in – USCI_B1 SPI mode Default mapping: I²C clock – USCI_B1 SPI slave mode Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Clock signal output – USCI_B1 SPI slave mode Default mapping: Slave transmit enable – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_A1 SPI mode DVCC2 50 40 H5 E9 Digital ground supply DVCC2 P4.4/PM_UCA1TXD/ PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_A1 SPI mode P4.5/PM_UCA1RXD/ PM_UCA1SOMI 52 46 G3 C9 I/O Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.	T W_OOD TODA						Default mapping: I ² C data – USCI_B1 I ² C mode
PM_UCB1SCL 43							General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: I ² C clock – USCI_B1 I ² C mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Clock signal input – USCI_B1 SPI slave mode Default mapping: Clock signal output – USCI_B1 SPI master mode Default mapping: Slave transmit enable – USCI_B1 SPI mode DVSS2 49 39 H6 F9 Digital ground supply DVCC2 50 40 H5 E9 Digital power supply General-purpose digital I/O with reconfigurable port mapping secondary function P4.4/PM_UCA1TXD/ PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_A1 SPI mode Default mapping: Slave out, master in – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: No secondary function.		47	43	G4	D9	I/O	Default mapping: Slave out, master in – USCI_B1 SPI mode
P4.3/PM_UCB1CLK/ PM_UCA1STE 48	FW_OCD13CL						Default mapping: I ² C clock – USCI_B1 I ² C mode
PM_UCA1STE 48 44 F4 D8 I/O Default mapping: Clock signal output – USCI_B1 SPI master mode							General-purpose digital I/O with reconfigurable port mapping secondary function
PM_UCA1STE 48 44 F4 D8 I/O Default mapping: Clock signal output – USCI_B1 SPI master mode	P4 3/PM_UCB1CLK/						Default mapping: Clock signal input – USCI_B1 SPI slave mode
DVSS2 49 39 H6 F9 Digital ground supply DVCC2 50 40 H5 E9 Digital power supply P4.4/PM_UCA1TXD/ PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode P4.5/PM_UCA1SOMI 52 46 G3 C9 I/O Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.		48	44	F4	D8	I/O	Default mapping: Clock signal output – USCI_B1 SPI master mode
DVCC2 50 40 H5 E9 Digital power supply P4.4/PM_UCA1TXD/ PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode P4.5/PM_UCA1RXD/ PM_UCA1SOMI 52 46 G3 C9 I/O Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Slave out, master in – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.							Default mapping: Slave transmit enable – USCI_A1 SPI mode
P4.4/PM_UCA1TXD/ PM_UCA1SIMO 51	DVSS2	49	39	H6	F9		Digital ground supply
P4.4/PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode P4.5/PM_UCA1RXD/ PM_UCA1SOMI 52 46 G3 C9 I/O Default mapping: Receive data – USCI_A1 UART mode Default mapping: Receive data – USCI_A1 UART mode Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. P4.7/PM NONE 54 48 E4 C7 I/O General-purpose digital I/O with reconfigurable port mapping secondary function	DVCC2	50	40	H5	E9		Digital power supply
PM_UCA1SIMO 51 45 H3 D7 I/O Default mapping: Transmit data – USCI_A1 UART mode Default mapping: Slave in, master out – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function.							General-purpose digital I/O with reconfigurable port mapping secondary function
Default mapping: Slave in, master out – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode Default mapping: Slave out, master in – USCI_A1 SPI mode General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function General-purpose digital I/O with reconfigurable port mapping secondary function	_	51	45	НЗ	D7	I/O	Default mapping: Transmit data – USCI_A1 UART mode
P4.5/PM_UCA1RXD/ PM_UCA1SOMI 52 46 G3 C9 I/O Default mapping: Receive data – USCI_A1 UART mode Default mapping: Slave out, master in – USCI_A1 SPI mode P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function General-purpose digital I/O with reconfigurable port mapping secondary function	PM_UCATSIMO						Default mapping: Slave in, master out – USCI_A1 SPI mode
PM_UCATSOMI S2 46 G3 C9 1/O Default mapping: Receive data = USCI_AT UART mode Default mapping: Slave out, master in - USCI_A1 SPI mode P4.6/PM_NONE S3 47 F3 C8 1/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function General-purpose digital I/O with reconfigurable port mapping secondary function							General-purpose digital I/O with reconfigurable port mapping secondary function
P4.6/PM_NONE 53 47 F3 C8 I/O General-purpose digital I/O with reconfigurable port mapping secondary function Default mapping: no secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function. General-purpose digital I/O with reconfigurable port mapping secondary function		52	46	G3	C9	I/O	Default mapping: Receive data – USCI_A1 UART mode
P4.6/PM_NONE 53 47 F3 C8 I/O Default mapping: no secondary function. P4.7/PM NONE 54 48 E4 C7 I/O General-purpose digital I/O with reconfigurable port mapping secondary function	PM_UCATSOIM						Default mapping: Slave out, master in – USCI_A1 SPI mode
P4.6/PM_NONE 53 47 F3 C8 I/O Default mapping: no secondary function. P4.7/PM NONE 54 48 E4 C7 I/O General-purpose digital I/O with reconfigurable port mapping secondary function		1		_			
P4.7/PM NONE 54 48 E4 C7 I/O General-purpose digital I/O with reconfigurable port mapping secondary function	P4.6/PM_NONE	53	47	F3	C8	I/O	
P4.7/PM NONE				_			1 1 1
	P4.7/PM_NONE	54	48	E4	C7	I/O	Default mapping: no secondary function.



TERMINAL								
NAME		N	10.		I/O ⁽¹⁾	DESCRIPTION		
NAME	PN	RGC	YFF	ZQE				
P5.6/TB0.0	55	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
						TB0 CCR0 capture: CCI0A input, compare: Out0 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P5.7/TB0.1	56	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
						TB0 CCR1 capture: CCl1A input, compare: Out1 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.4/TB0.2	57	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
						TB0 CCR2 capture: CCl2A input, compare: Out2 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.5/TB0.3	58	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
77.3/150.3	30	14// (14// (14/7	#O	TB0 CCR3 capture: CCl3A input, compare: Out3 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.6/TB0.4	59	N/A	N/A	N/A	I/O	General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
17.0/100.4	39	IN/A	IN/A	IN/A	I/O	TB0 CCR4 capture: CCl4A input, compare: Out4 output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
		-				General-purpose digital I/O (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
P7.7/TB0CLK/MCLK	60	N/A	N/A	N/A	I/O	TB0 clock signal TBCLK input (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
						MCLK output (not available on F5528, F5526, F5524, F5522, F5514, F5513 devices)		
VSSU	61	49	H2	B8, B9		USB PHY ground supply		
PU.0/DP	62	50	H1	A9	I/O	General-purpose digital I/O. Controlled by USB control register USB data terminal DP		
PUR	63	51	G2	B7	I/O	USB pullup resistor pin (open drain). The voltage level at the PUR pin is used to invoke the default USB BSL. Recommended 1-MΩ resistor to ground. See Section 6.5.1 for more information.		
PU.1/DM	64	52	G1	A8	I/O	General-purpose digital I/O. Controlled by USB control register USB data terminal DM		
VBUS	65	53	F2	A7		USB LDO input (connect to USB power source)		
VUSB	66	54	F1	A6		USB LDO output		
V18	67	55	E2	В6		USB regulated power (internal use only, no external current loading)		
AVSS2	68	56	D2	A5		Analog ground supply		
P5.2/XT2IN	69	57	E1	B5	I/O	General-purpose digital I/O		
						Input terminal for crystal oscillator XT2		
P5.3/XT2OUT	70	58	D1	B4	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT2		
TEST/SBWTCK ⁽³⁾	71	59	E3	A4	ı	Test mode pin – Selects four wire JTAG operation		
123.,0231					<u>'</u>	Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated		
PJ.0/TDO ⁽⁴⁾	72	60	D3	C5	I/O	General-purpose digital I/O JTAG test data output port		
						General-purpose digital I/O		
PJ.1/TDI/TCLK ⁽⁴⁾	73	61	D4	C4	I/O	JTAG test data input		
						Test clock input		
PJ.2/TMS ⁽⁴⁾	74	62	C1	A3	I/O	General-purpose digital I/O		
						JTAG test mode select		

⁽³⁾ See Section 6.5 and Section 6.6 for use with BSL and JTAG functions.

⁽⁴⁾ See Section 6.6 for use with JTAG function.



TERM	IINAL						
NAME		N	10.		I/O ⁽¹⁾	DESCRIPTION	
NAME	PN	RGC	YFF	ZQE			
PJ.3/TCK ⁽⁴⁾	75	63	C2	В3	I/O	General-purpose digital I/O	
PJ.3/TCK 1/	/5	63	02	ВЗ	1/0	JTAG test clock	
						Reset input, active low ⁽⁵⁾	
RST/NMI/SBWTDIO(3)	76	64	D5	A2	I/O	Nonmaskable interrupt input	
						Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated	
						General-purpose digital I/O	
P6.0/CB0/A0	77	1	B1	A1	I/O	Comparator_B input CB0	
						Analog input A0 – ADC (not available on F551x devices)	
						General-purpose digital I/O	
P6.1/CB1/A1	78	2	C3	B2	I/O	Comparator_B input CB1	
						Analog input A1 – ADC (not available on F551x devices)	
						General-purpose digital I/O	
P6.2/CB2/A2	79	3	A1	B1	I/O	Comparator_B input CB2	
						Analog input A2 – ADC (not available on F551x devices)	
						General-purpose digital I/O	
P6.3/CB3/A3	80	4	C4	C2	I/O	Comparator_B input CB3	
						Analog input A3 – ADC (not available on F551x devices)	
Reserved	N/A	N/A	N/A	(6)		Reserved. Connect to ground.	
QFN Pad	N/A	Pad	N/A	N/A		QFN package pad. TI recommends connecting to V _{SS} .	

⁽⁵⁾ When this pin is configured as reset, the internal pullup resistor is enabled by default.

⁽⁶⁾ C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground.



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Voltage applied at V _{CC} to V _{SS}	-0.3	4.1	V
Voltage applied to any pin (excluding VCORE, VBUS, V18) (2)	-0.3	$V_{CC} + 0.3$	V
Diode current at any device pin		±2	mA
Maximum operating junction temperature, T _J		95	°C
Storage temperature, T _{stg} (3)	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Flactroatotic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

5.3 Recommended Operating Conditions

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		PMMCOREVx = 0	1.8		3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.6	
M	Supply voltage during program execution and flash	PMMCOREVx = 0, 1	2.0		3.6	V
V _{CC}	programming $(AV_{CC} = DV_{CC1/2} = DV_{CC})^{(1)(2)}$	PMMCOREVx = 0, 1, 2	2.2		3.6	V
		PMMCOREVx = 0, 1, 2, 3	2.4		3.6	
		PMMCOREVx = 0	1.8		3.6	
	Supply voltage during USB operation, USB PLL disabled,	PMMCOREVx = 0, 1	2.0		3.6	
	USB_EN = 1, UPLLEN = 0	PMMCOREVx = 0, 1, 2	2.2		3.6	V
V _{CC, USB}		PMMCOREVx = 0, 1, 2, 3	2.4	3.6 3.6 3.6	V	
	Supply voltage during USB operation, USB PLL enabled (3),	PMMCOREVx = 2	2.2		3.6	
	USB_EN = 1, UPLLEN = 1	PMMCOREVx = 2, 3	2.4		3.6	
V _{SS}	Supply voltage (AV _{SS} = DV _{SS1/2} = DV _{SS})			0		V
T _A	Operating free-air temperature	I version	-40		85	°C
T _J	Operating junction temperature	I version	-40		85	°C
C _{VCORE}	Recommended capacitor at VCORE ⁽⁴⁾			470		nF
C _{DVCC} / C _{VCORE}	Capacitor ratio of DVCC to VCORE		10			ratio

⁽²⁾ All voltages referenced to V_{SS}. VCORE is for internal device use only. No external DC loading or voltage should be applied.

⁽³⁾ Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

⁽¹⁾ TI recommends powering AVCC and DVCC from the same source. A maximum difference of 0.3 V between AVCC and DVCC can be tolerated during power up and operation.

⁽²⁾ The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the Section 5.22 threshold parameters for the exact values and further details.

³⁾ USB operation with USB PLL enabled requires PMMCOREVx ≥ 2 for proper operation.


⁽⁴⁾ A capacitor tolerance of ±20% or better is required.

Recommended Operating Conditions (continued)

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

			MIN	NOM MAX	UNIT
		PMMCOREVx = 0, 1.8 V \leq V _{CC} \leq 3.6 V (default condition)	0	8.0	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency) (5)	PMMCOREVx = 1, 2.0 V \leq V _{CC} \leq 3.6 V	0	12.0	MHz
	(see Figure 5-1)	PMMCOREVx = 2, 2.2 V \leq V _{CC} \leq 3.6 V	0	20.0	
		PMMCOREVx = 3, 2.4 V \leq V _{CC} \leq 3.6 V	0	25.0	
f _{SYSTEM_USB}	Minimum processor frequency for USB operation		1.5		MHz
USB_wait	Wait state cycles during USB operation			16	cycles

⁽⁵⁾ Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.



The numbers within the fields denote the supported PMMCOREVx settings.

Figure 5-1. Maximum System Frequency



Active Mode Supply Current Into V_{CC} Excluding External Current 5.4

over recommended operating free-air temperature (unless otherwise noted)(1) (2) (3)

						FRE	QUENC	Y (f _{DCC}	= f _{MCL}	.K = f _{SM}	clk)			
PARAMETER	EXECUTION MEMORY	V _{CC}	PMMCOREV x	1 M	lHz	8 M	lHz	12 N	/lHz	20 N	/lHz	25 N	ИHz	UNIT
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	mA
			0	0.36	0.47	2.32	2.60							
I Floor	Floor	201/	1	0.40		2.65		4.0	4.4					A
IAM, Flash	Flash	3.0 V	2	0.44		2.90		4.3		7.1	7.7			IIIA
			3	0.46		3.10		4.6		7.6		10.1	11.0	
			0	0.20	0.24	1.20	1.30							
I _{AM, RAM}	DAM	0.01/	1	0.22		1.35		2.0	2.2					4
	RAM	3.0 V	2	0.24		1.50		2.2		3.7	4.2	1.2	mA	
			3	0.26		1.60		2.4		3.9		5.3	6.2	

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

Characterized with program executing typical data processing. USB disabled (VUSBEN = 0, SLDOEN = 0).

 f_{ACLK} = 32786 Hz, f_{DCO} = f_{MCLK} = f_{SMCLK} at specified frequency. XTS = CPUOFF = SCG0 = SCG1 = OSCOFF= SMCLKOFF = 0.



5.5 Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current

	DADAMETED	.,	PMMCOREVx	-40	°C	25°	С	60°	C	85°	С	UNIT
	PARAMETER	V _{CC}	PININICOREVX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
	Low-power mode 0 ⁽³⁾⁽⁴⁾	2.2 V	0	73		77	85	80		85	97	
I _{LPM0,1MHz}	Low-power mode o	3.0 V	3	79		83	92	88		95	105	μA
	J	2.2 V	0	6.5		6.5	12	10		11	17	
I _{LPM2}	Low-power mode 2 ⁽⁵⁾⁽⁴⁾	3.0 V	3	7.0		7.0	13	11		12	18	μΑ
			0	1.60		1.90		2.6		5.6		
		2.2 V	1	1.65		2.00		2.7		5.9		
			2	1.75		2.15		2.9		6.1		
I _{LPM3,XT1LF}	Low-power mode 3, crystal mode (6) (4)		0	1.8		2.1	2.9	2.8		5.8	8.3	μΑ
-,	orystar mode	201/	1	1.9		2.3		2.9		6.1		-
		3.0 V	2	2.0		2.4		3.0		6.3		
			3	2.0		2.5	3.9	3.1		6.4	9.3	
			0	1.1		1.4	2.7	1.9		4.9	7.4	
	Low-power mode 3,	201/	1	1.1		1.4		2.0		5.2		^
I _{LPM3,VLO}	VLO mode ^{(7) (4)}	3.0 V	2	1.2		1.5		2.1		5.3		μΑ
			3	1.3		1.6	3.0	2.2		5.4	8.5	
			0	0.9		1.1	1.5	1.8		4.8	7.3	
I _{LPM4} L	4(8)(4)	0.01/	1	1.1		1.2		2.0		5.1		
	Low-power mode 4 ⁽⁸⁾⁽⁴⁾	3.0 V	2	1.2		1.2		2.1		5.2		μΑ
			3	1.3		1.3	1.6	2.2		5.3	8.1	
I _{LPM4.5}	Low-power mode 4.5 ⁽⁹⁾	3.0 V		0.15		0.18	0.35	0.26		0.5	1.0	μA

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- (3) Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 1 MHz USB disabled (VUSBEN = 0, SLDOEN = 0).
- (4) Current for brownout, high-side supervisor (SVS_H) normal mode included. Low-side supervisor and monitor disabled (SVS_L, SVM_L). High-side monitor disabled (SVM_H). RAM retention enabled.
- (5) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2); f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz; DCO setting = 1 MHz operation, DCO bias generator enabled. USB disabled (VUSBEN = 0, SLDOEN = 0)
- (6) Current for watchdog timer and RTC clocked by ACLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f_{ACLK} = 32768 Hz, f_{MCLK} = f_{SMCLK} = f_{DCO} = 0 MHz USB disabled (VUSBEN = 0, SLDOEN = 0)
- (7) Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f_{ACLK} = f_{VLO}, f_{MCLK} = f_{DCO} = 0 MHz USB disabled (VUSBEN = 0, SLDOEN = 0)
- (8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4); $f_{DCO} = f_{ACLK} = f_{MCLK} = 0$ MHz USB disabled (VUSBEN = 0, SLDOEN = 0)
- (9) Internal regulator disabled. No data retention. CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5); f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz



5.6 Thermal Characteristics

	PARAME	TER		VALUE	UNIT
			LQFP (PN)	70	
		Low-K board (JESD51-3)	VQFN (RGC)	55	
	lunation to ambient the small registered at the in		BGA (ZQE)	84	°C/W
θ_{JA}	Junction-to-ambient thermal resistance, still air		LQFP (PN)	45	-C/VV
		High-K board (JESD51-7)	oard (JESD51-7) VQFN (RGC)	25	
			BGA (ZQE)	46	
			LQFP (PN)	12	
θ_{JC}	Junction-to-case thermal resistance		VQFN (RGC)	12	°C/W
			BGA (ZQE)	30	
			LQFP (PN)	22	
θ_{JB}	Junction-to-board thermal resistance		VQFN (RGC)	6	°C/W
			BGA (ZQE)	20	



5.7 Schmitt-Trigger Inputs – General-Purpose I/O⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V	Positive going input threshold voltage		1.8 V	0.80		1.40	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.50		2.10	V
V	Negative going input threshold voltage		1.8 V	0.45		1.00	V
V _{IT}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V	Input valtage hyptoresis (// // //		1.8 V	0.3		0.85	V
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.0	V
R _{Pull}	Pullup and pulldown resistor ⁽²⁾	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
C _I	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).

Inputs – Ports P1 and P2⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
t _(int)	External interrupt timing (2)	External trigger pulse duration to set interrupt flag	2.2 V, 3 V	20		ns

Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

5.9 Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3, RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
$I_{lkg(Px.x)}$	High-impedance leakage current	(1) (2)	1.8 V, 3 V	-50	50	nA

The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

5.10 Outputs – General-Purpose I/O (Full Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V _{CC} – 0.25	V _{CC}	
\/	High level output voltage	$I_{(OHmax)} = -10 \text{ mA}^{(2)}$	1.0 V	$V_{CC} - 0.60$	V_{CC}	V
V _{OH}	High-level output voltage	$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	3 V	$V_{CC} - 0.25$	V_{CC}	V
		$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 3 \text{ mA}^{(1)}$	1.8 V	V_{SS}	$V_{SS} + 0.25$	
	Low lovel output voltage	$I_{(OLmax)} = 10 \text{ mA}^{(2)}$	1.0 V	V_{SS}	$V_{SS} + 0.60$	V
V_{OL}	Low-level output voltage	$I_{(OLmax)} = 5 \text{ mA}^{(1)}$	3 V	V_{SS}	$V_{SS} + 0.25$	V
		$I_{(OLmax)} = 15 \text{ mA}^{(2)}$	3 V	V _{SS}	V _{SS} + 0.60	

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Also applies to RST pin when pullup or pulldown resistor is enabled.

An external signal sets the interrupt flag every time the minimum interrupt pulse duration t(int) is met. It may be set by trigger signals shorter than t_(int).

The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is

The maximum total current, I_(OLmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.



5.11 Outputs – General-Purpose I/O (Reduced Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
Va High	High lovel output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(3)}$	1.0 V	V _{CC} - 0.60	V_{CC}	V
VOH	V _{OH} High-level output voltage	$I_{(OHmax)} = -2 \text{ mA}^{(2)}$	3.0 V	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -6 \text{ mA}^{(3)}$	3.0 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OI max)} = 1 \text{ mA}^{(2)}$	V _{SS}	V _{SS} + 0.25		
.,		I _(OLmax) = 3 mA ⁽³⁾	1.8 V	V _{SS}	V _{SS} + 0.60	V
V _{OL}		I _(OLmax) = 2 mA ⁽²⁾	201/	V _{SS}	V _{SS} + 0.25	V
		$I_{(OLmax)} = 6 \text{ mA}^{(3)}$	3.0 V	V _{SS}	V _{SS} + 0.60	

Selecting reduced drive strength may reduce EMI.

5.12 Output Frequency – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.7, P4.0 to P4.7) (P5.0 to P5.7, P6.0 to P6.7, P7.0 to P7.7, P8.0 to P8.2, PJ.0 to PJ.3)

	PARAMETER	TEST CONDITIONS			MAX	UNIT
	Port output frequency	See (1)(2)	$V_{CC} = 1.8 \text{ V},$ PMMCOREVx = 0		16	NAL I-
t _{Px.y}	(with load)	See CAA	V _{CC} = 3 V, PMMCOREVx = 3		25	MHz
	Clock output from on ou	ACLK, SMCLK,	V _{CC} = 1.8 V, PMMCOREVx = 0		16	MHz
†Port_CLK	Clock output frequency	MCLK, C _L = 20 pF ⁽²⁾	V _{CC} = 3 V, PMMCOREVx = 3		25	IVIMZ

⁽¹⁾ A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω. For reduced drive strength, R1 = 1.6 kΩ. C_L = 20 pF is connected to the output to V_{SS}.


⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

⁽³⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.




5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)





5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)





5.15 Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	Differential XT1 oscillator	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \text{ XT1BYPASS} = 0, \\ \text{XT1DRIVEx} = 1, \text{ T}_{A} = 25^{\circ}\text{C}$			0.075		
$\Delta I_{DVCC.LF}$	crystal current consumption from lowest drive setting, LF	f_{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 2, T_A = 25°C	3.0 V		0.170		μΑ
	mode	f_{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 3, T_A = 25°C			0.290		
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0			32768		Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square-wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 ⁽²⁾ (3)		10	32.768	50	kHz
04	Oscillation allowance for	$XTS = 0$, $XT1BYPASS = 0$, $XT1DRIVEx = 0$, $f_{XT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF			210		kΩ
OA _{LF}	LF crystals ⁽⁴⁾	$XTS = 0$, $XT1BYPASS = 0$, $XT1DRIVEx = 1$, $f_{XT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			300		K12
		$XTS = 0$, $XCAPx = 0^{(6)}$			1		
0	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		
$C_{L,eff}$	capacitance, LF mode (5)	XTS = 0, XCAPx = 2			8.5		pF
		XTS = 0, XCAPx = 3			12.0		
	Duty cycle, LF mode	$XTS = 0$, Measured at ACLK, $f_{XT1,LF} = 32768 \text{ Hz}$		30%		70%	
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁷⁾	$XTS = 0^{(8)}$		10		10000	Hz
	Start up time I F made	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \text{ XT1BYPASS} = 0, \\ \text{XT1DRIVEx} = 0, \text{ T}_{A} = 25^{\circ}\text{C}, \text{ C}_{L,eff} = 6 \text{ pF}$	201/		1000		
t _{START,LF}	Start-up time, LF mode	f _{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 3, T _A = 25°C, C _{L,eff} = 12 pF	3.0 V		500		ms

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

 - For XT1DRIVEx = 0, $C_{L,eff} \le 6$ pF. For XT1DRIVEx = 1, 6 pF $\le C_{L,eff} \le 9$ pF.
- For XT1DRIVEx = 2, 6 pF ≤ C_{L,eff} ≤ 10 pF.
 For XT1DRIVEx = 3, C_{L,eff} ≤ 6 pF.
 Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.





5.16 Crystal Oscillator, XT2

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$f_{OSC} = 4$ MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 0, $T_A = 25$ °C			200		
	XT2 oscillator crystal	f_{OSC} = 12 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 1, T_A = 25°C	3.0 V		260		μA
I _{DVCC.XT2}	current consumption	f_{OSC} = 20 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 2, T_A = 25°C	3.0 V		325		μΑ
		f_{OSC} = 32 MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 3, T_A = 25°C			450		
f _{XT2,HF0}	XT2 oscillator crystal frequency, mode 0	XT2DRIVEx = 0, XT2BYPASS = 0 ⁽³⁾		4		8	MHz
f _{XT2,HF1}	XT2 oscillator crystal frequency, mode 1	XT2DRIVEx = 1, XT2BYPASS = 0 ⁽³⁾		8		16	MHz
f _{XT2,HF2}	XT2 oscillator crystal frequency, mode 2	XT2DRIVEx = 2, XT2BYPASS = 0 ⁽³⁾		16		24	MHz
f _{XT2,HF3}	XT2 oscillator crystal frequency, mode 3	XT2DRIVEx = 3, XT2BYPASS = 0 ⁽³⁾		24		32	MHz
f _{XT2,HF,SW}	XT2 oscillator logic-level square-wave input frequency, bypass mode	XT2BYPASS = 1 ⁽⁴⁾ (3)		0.7		32	MHz
		$XT2DRIVEx = 0$, $XT2BYPASS = 0$, $f_{XT2,HF0} = 6$ MHz, $C_{L,eff} = 15$ pF			450		
04	Oscillation allowance for	$XT2DRIVEx = 1$, $XT2BYPASS = 0$, $f_{XT2,HF1} = 12$ MHz, $C_{L,eff} = 15$ pF			320		Ω
OA _{HF}	HF crystals ⁽⁵⁾	$XT2DRIVEx = 2$, $XT2BYPASS = 0$, $f_{XT2,HF2} = 20$ MHz, $C_{L,eff} = 15$ pF			200		Ω
		$XT2DRIVEx = 3$, $XT2BYPASS = 0$, $f_{XT2,HF3} = 32$ MHz, $C_{L,eff} = 15$ pF			200		
	Start up time	$f_{OSC} = 6$ MHz, XT2BYPASS = 0, XT2DRIVEx = 0, $T_A = 25$ °C, $C_{L,eff} = 15$ pF	3.0 V		0.5		
^t START,HF	Start-up time	f_{OSC} = 20 MHz, XT2BYPASS = 0, XT2DRIVEx = 2, T_A = 25°C, $C_{L,eff}$ = 15 pF	3.0 V		0.3		ms
$C_{L,eff}$	Integrated effective load capacitance, HF mode ^{(6) (1)}				1		pF
	Duty cycle	Measured at ACLK, f _{XT2,HF2} = 20 MHz		40%	50%	60%	
f _{Fault,HF}	Oscillator fault frequency ⁽⁷⁾	XT2BYPASS = 1 ⁽⁸⁾		30		300	kHz

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers. In general, an effective load capacitance of up to 18 pF can be supported.
- (2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
 - Keep the traces between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
 - Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
 (4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined
- (4) When X12BYPASS is set, the X12 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet.
- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.



5.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	

Calculated using the box method: (MAX(-40° C to 85° C) – MIN(-40° C to 85° C)) / MIN(-40° C to 85° C) / (85° C – (-40° C)) Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

5.18 Internal Reference, Low-Frequency Oscillator (REFO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	T _A = 25°C	1.8 V to 3.6 V		3		μΑ
	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V		32768		Hz
f _{REFO}	REFO absolute tolerance calibrated	Full temperature range	1.8 V to 3.6 V	-3.5%		3.5%	
		T _A = 25°C	3 V	-1.5%		1.5%	
df_{REFO}/d_{T}	REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.01		%/°C
df_{REFO}/dV_{CC}	REFO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	
t _{START}	REFO start-up time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) - MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C - (-40^{\circ}C))$

Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)



5.19 DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{DCO(0,0)}	DCO frequency (0, 0) ⁽¹⁾	DCORSELx = 0, $DCOx = 0$, $MODx = 0$	0.07		0.20	MHz
f _{DCO(0,31)}	DCO frequency (0, 31) ⁽¹⁾	DCORSELx = 0, $DCOx = 31$, $MODx = 0$	0.70		1.70	MHz
f _{DCO(1,0)}	DCO frequency (1, 0) ⁽¹⁾	DCORSELx = 1, DCOx = 0, MODx = 0	0.15		0.36	MHz
f _{DCO(1,31)}	DCO frequency (1, 31) ⁽¹⁾	DCORSELx = 1, DCOx = 31, MODx = 0	1.47		3.45	MHz
f _{DCO(2,0)}	DCO frequency (2, 0) ⁽¹⁾	DCORSELx = 2, $DCOx = 0$, $MODx = 0$	0.32		0.75	MHz
f _{DCO(2,31)}	DCO frequency (2, 31) ⁽¹⁾	DCORSELx = 2, DCOx = 31, MODx = 0	3.17		7.38	MHz
f _{DCO(3,0)}	DCO frequency (3, 0) ⁽¹⁾	DCORSELx = 3, $DCOx = 0$, $MODx = 0$	0.64		1.51	MHz
f _{DCO(3,31)}	DCO frequency (3, 31) ⁽¹⁾	DCORSELx = 3, DCOx = 31, MODx = 0	6.07		14.0	MHz
f _{DCO(4,0)}	DCO frequency (4, 0) ⁽¹⁾	DCORSELx = 4, DCOx = 0, MODx = 0	1.3		3.2	MHz
f _{DCO(4,31)}	DCO frequency (4, 31) ⁽¹⁾	DCORSELx = 4, DCOx = 31, MODx = 0	12.3		28.2	MHz
f _{DCO(5,0)}	DCO frequency (5, 0) ⁽¹⁾	DCORSELx = 5, DCOx = 0, MODx = 0	2.5		6.0	MHz
f _{DCO(5,31)}	DCO frequency (5, 31) ⁽¹⁾	DCORSELx = 5, DCOx = 31, MODx = 0	23.7		54.1	MHz
f _{DCO(6,0)}	DCO frequency (6, 0) ⁽¹⁾	DCORSELx = 6, DCOx = 0, MODx = 0	4.6		10.7	MHz
f _{DCO(6,31)}	DCO frequency (6, 31) ⁽¹⁾	DCORSELx = 6, DCOx = 31, MODx = 0	39.0		88.0	MHz
f _{DCO(7,0)}	DCO frequency (7, 0) ⁽¹⁾	DCORSELx = 7, DCOx = 0, MODx = 0	8.5		19.6	MHz
f _{DCO(7,31)}	DCO frequency (7, 31) ⁽¹⁾	DCORSELx = 7, DCOx = 31, MODx = 0	60		135	MHz
S _{DCORSEL}	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2		2.3	ratio
S _{DCO}	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02		1.12	ratio
	Duty cycle	Measured at SMCLK	40%	50%	60%	
df _{DCO} /dT	DCO frequency temperature drift ⁽²⁾	f _{DCO} = 1 MHz		0.1		%/°C
df _{DCO} /dV _{CC}	DCO frequency voltage drift (3)	f _{DCO} = 1 MHz		1.9		%/V

⁽¹⁾ When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO}, should be set to reside within the range of $f_{DCO(n, 0),MAX} \le f_{DCO} \le f_{DCO(n, 31),MIN}$, where $f_{DCO(n, 0),MAX}$ represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and $f_{DCO(n, 31),MIN}$ represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.

Calculated using the box method: $(MAX(-40^{\circ}C\ to\ 85^{\circ}C) - MIN(-40^{\circ}C\ to\ 85^{\circ}C)) / MIN(-40^{\circ}C\ to\ 85^{\circ}C) / (85^{\circ}C - (-40^{\circ}C))$ Calculated using the box method: $(MAX(1.8\ V\ to\ 3.6\ V) - MIN(1.8\ V\ to\ 3.6\ V)) / MIN(1.8\ V\ to\ 3.6\ V) / (3.6\ V - 1.8\ V)$




Figure 5-10. Typical DCO Frequency



5.20 PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V(DV_{CC}_BOR_IT-)$	BOR_H on voltage, DV_CC falling level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$			1.45	V
V(DV _{CC} _BOR_IT+)	BOR _H off voltage, DV _{CC} rising level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$	0.80	1.30	1.50	V
V(DV _{CC} _BOR_hys)	BOR _H hysteresis		60		250	mV
t _{RESET}	Pulse duration required at RST/NMI pin to accept a reset		2			μs

5.21 PMM, Core Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MA	X UNIT
V _{CORE3} (AM)	Core voltage, active mode, PMMCOREV = 3	$2.4 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.90	V
V _{CORE2} (AM)	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.80	V
V _{CORE1} (AM)	Core voltage, active mode, PMMCOREV = 1	$2.0 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.60	V
V _{CORE0} (AM)	Core voltage, active mode, PMMCOREV = 0	1.8 V ≤ DV _{CC} ≤ 3.6 V	1.40	V
V _{CORE3} (LPM)	Core voltage, low-current mode, PMMCOREV = 3	2.4 V ≤ DV _{CC} ≤ 3.6 V	1.94	V
V _{CORE2} (LPM)	Core voltage, low-current mode, PMMCOREV = 2	2.2 V ≤ DV _{CC} ≤ 3.6 V	1.84	V
V _{CORE1} (LPM)	Core voltage, low-current mode, PMMCOREV = 1	2.0 V ≤ DV _{CC} ≤ 3.6 V	1.64	V
V _{CORE0} (LPM)	Core voltage, low-current mode, PMMCOREV = 0	1.8 V ≤ DV _{CC} ≤ 3.6 V	1.44	V

5.22 PMM, SVS High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVSH)	SVS current consumption	SVSHE = 1, DV_{CC} = 3.6 V, $SVSHFP$ = 0		200		nA
		SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1		1.5		μΑ
		SVSHE = 1, SVSHRVL = 0	1.57	1.68	1.78	
V	SVS _H on voltage level ⁽¹⁾	SVSHE = 1, SVSHRVL = 1	1.79	1.88	1.98	V
V _(SVSH_IT-)		SVSHE = 1, SVSHRVL = 2	1.98	2.08	2.21	V
		SVSHE = 1, SVSHRVL = 3	2.10	2.18	2.31	
		SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.85	
	SVS _H off voltage level ⁽¹⁾	SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.07	
		SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.28	
		SVSHE = 1, SVSMHRRL = 3	2.20	2.30	2.42	.,
V _(SVSH_IT+)		SVSHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	V
		SVSHE = 1, SVSMHRRL = 5	2.52	2.70	2.88	
		SVSHE = 1, SVSMHRRL = 6	2.90	3.10	3.23	
		SVSHE = 1, SVSMHRRL = 7	2.90	3.10	3.23	
	0)/0	SVSHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVSHFP = 1		2.5		
t _{pd} (SVSH)	SVS _H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVSHFP = 0		20		μs
	CVC an an aff dalay time	SVSHE = 0 → 1, SVSHFP = 1		12.5		
t _(SVSH)	SVS _H on or off delay time	SVSHE = $0 \rightarrow 1$, SVSHFP = 0		100		μs
dV _{DVCC} /dt	DVCC rise time		0		1000	V/s

¹⁾ The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and use.



5.23 PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVMH)	SVM _H current consumption	SVMHE= 1, DV _{CC} = 3.6 V, SVMHFP = 0		200		nA
		SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		1.5		μΑ
		SVMHE = 1, SVSMHRRL = 0	1.62	1.74	1.85	
		SVMHE = 1, SVSMHRRL = 1	1.88	1.94	2.07	
		SVMHE = 1, SVSMHRRL = 2	2.07	2.14	2.28	
		SVMHE = 1, SVSMHRRL = 3	2.20	2.30	2.42	
V _(SVMH)	SVM _H on or off voltage level ⁽¹⁾	SVMHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	V
		SVMHE = 1, SVSMHRRL = 5	2.52	2.70	2.88	
		SVMHE = 1, SVSMHRRL = 6	2.90	3.10	3.23	
		SVMHE = 1, SVSMHRRL = 7	2.90	3.10	3.23	
		SVMHE = 1, SVMHOVPE = 1		3.75		
4	CV/M recognition dolor.	SVMHE = 1, dV _{DVCC} /dt = 10 mV/µs, SVMHFP = 1		2.5		
t _{pd(SVMH)}	SVM _H propagation delay	SVMHE = 1, dV _{DVCC} /dt = 1 mV/µs, SVMHFP = 0		20		μs
	CV/M on or off delay time	SVMHE = 0 → 1, SVMHFP = 1	12.5			
t _(SVMH)	SVM _H on or off delay time	SVMHE = $0 \rightarrow 1$, SVMHFP = 0		100		μs

⁽¹⁾ The SVM_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and use.

5.24 PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSLE = 0, PMMCOREV = 2		0		nA
I _(SVSL) SVS _L current consumption	SVS _L current consumption	SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		nA
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		1.5		μΑ
	SVS propagation dalay	SVSLE = 1, dV _{CORE} /dt = 10 mV/µs, SVSLFP = 1		2.5		
^L pd(SVSL)	$t_{pd(SVSL)}$ SVS _L propagation delay	SVSLE = 1, dV _{CORE} /dt = 1 mV/µs, SVSLFP = 0		20		μs
trevery SVS ₁ on or off delay time		SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10$ mV/ μ s, SVSLFP = 1		12.5		
		SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVSLFP = 0		100		μs

5.25 PMM, SVM Low Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMLE = 0, PMMCOREV = 2		0		nΑ
I _(SVML) SVM _L current consumption	SVMLE= 1, PMMCOREV = 2, SVMLFP = 0		200		nΑ	
		SVMLE= 1, PMMCOREV = 2, SVMLFP = 1		1.5		μA
	C)/M managedian dalam	SVMLE = 1, dV _{CORE} /dt = 10 mV/µs, SVMLFP = 1		2.5		
^t pd(SVML)	t _{pd(SVML)} SVM _L propagation delay	SVMLE = 1, dV _{CORE} /dt = 1 mV/µs, SVMLFP = 0		20		μs
	SVM _L on or off delay time	SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVMLFP = 1		12.5		
t _(SVML)		SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVMLFP = 0		100		μs



5.26 Wake-up Times From Low-Power Modes and Reset

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
	Wake-up time from LPM2,	PMMCOREV = SVSMLRRL = n	f _{MCLK} ≥ 4.0 MHz		3.5	7.5	
t _{WAKE-UP-FAST}	LPM3, or LPM4 to active mode ⁽¹⁾	(where n = 0, 1, 2, or 3), SVSLFP = 1	1.0 MHz < f _{MCLK} < 4.0 MHz		4.5	9	μs
twake-up-slow	Wake-up time from LPM2, LPM3 or LPM4 to active mode ⁽²⁾	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 0			150	165	μs
t _{WAKE-UP-LPM5}	Wake-up time from LPM4.5 to active mode (3)				2	3	ms
t _{WAKE-UP-RESET}	Wake-up time from RST or BOR event to active mode (3)				2	3	ms

- (1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). Fastest wake-up times are possible with SVS_Land SVM_L in full-performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS_Land SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx* and *MSP430x6xx Family User's Guide* (SLAU208).
- (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). In this case, the SVS_L and SVM_L are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS_L and SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).
- (3) This value represents the time from the wake-up event to the reset vector execution.

5.27 Timer A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MA	X UNI
f _{TA}	Timer_A input clock frequency	Internal: SMCLK, ACLK, External: TACLK, Duty cycle = 50% ± 10%	1.8 V, 3 V	2	5 MH
t _{TA,cap}	Timer_A capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20	ns

5.28 Timer B

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
f _{TB}	Timer_B input clock frequency	Internal: SMCLK, ACLK, External: TBCLK, Duty cycle = 50% ± 10%	1.8 V, 3 V		25	MHz
t _{TB,cap}	Timer_B capture timing	All capture inputs, minimum pulse duration required for capture	1.8 V, 3 V	20		ns



5.29 USCI (UART Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	CONDITIONS	V _{cc}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10%			f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)				1	MHz

5.30 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
	t _t UART receive deglitch time ⁽¹⁾		2.2 V	50	600	20
ι _t			3 V	50	600	ns

Pulses on the UART receive input (UCxRX) shorter than the UART receive dealitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

5.31 USCI (SPI Master Mode) Clock Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	CONDITIONS	V _{CC}	MIN	MAX	UNIT
tuggi LISCI input clock frequency	Internal: SMCLK, ACLK, Duty cycle = 50% ± 10%			f _{SYSTEM}	MHz

5.32 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (see Figure 5-11 and Figure 5-12)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK, Duty cycle = 50% ± 10%			f _{SYSTEM}	MHz
		PMMCOREV = 0	1.8 V	55		
	COMI input data actus time	PIVIVICOREV = 0	3.0 V	38		
t _{SU,MI}	SOMI input data setup time	DMMCODEV 2	2.4 V	30		ns
		PMMCOREV = 3	3.0 V	25		
	DIMIOODEI/ o	DMMCOREV 0	1.8 V	0		
_	COMI in must data had time a	PMMCOREV = 0	3.0 V	0		
t _{HD,MI}	SOMI input data hold time	DMMOODEV 0	2.4 V	0		ns
		PMMCOREV = 3	3.0 V	0		
		UCLK edge to SIMO valid,	1.8 V		20	
	OIMO	$C_L = 20 \text{ pF}, PMMCOREV = 0$	3.0 V		18	
t _{VALID,MO}	SIMO output data valid time (2)	UCLK edge to SIMO valid,	2.4 V		16	ns
		C _L = 20 pF, PMMCOREV = 3	3.0 V		15	
		0 00 5 00000000	1.8 V	-10		
	2014.2 and the data haddeline (3)	$C_L = 20 \text{ pF}, \text{PMMCOREV} = 0$	3.0 V	-8		
t _{HD,MO}	SIMO output data hold time ⁽³⁾	· 2.4 V -	-10		ns	
		$C_L = 20 \text{ pF}, \text{PMMCOREV} = 3$	3.0 V	-8		

 $f_{UCXCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}).$ For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$, see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams

in Figure 5-11 and Figure 5-12.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-11 and Figure 5-12.




Figure 5-11. SPI Master Mode, CKPH = 0




Figure 5-12. SPI Master Mode, CKPH = 1





5.33 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (see Figure 5-13 and Figure 5-14)


	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		DMMCODEV 0	1.8 V	11			
1	CTE land time. CTE law to sleet	PMMCOREV = 0	3.0 V	8			
t _{STE,LEAD}	STE lead time, STE low to clock	DMMCODEV 2	2.4 V	7			ns
		PMMCOREV = 3	3.0 V	6			
		PMMCOREV = 0	1.8 V	3			
1	CTF log time I got alogh to CTF high	I WINGOILEV = 0	3.0 V	3			no
t _{STE,LAG}	STE lag time, Last clock to STE high	DMMCODEV 2	2.4 V	3			ns
		PMMCOREV = 3	3.0 V	3			
		DMMCODEV 0	1.8 V			66	
	STE access time, STE low to SOMI data	PMMCOREV = 0	3.0 V			50	
t _{STE,ACC}	out	DMM400DEV/ 0	2.4 V			36	ns
		PMMCOREV = 3	3.0 V			30	
	STE disable time, STE high to SOMI high impedance	PMMCOREV - 0	1.8 V			30	ne
t _{STE,DIS}		PMMCOREV = 0	3.0 V			23	
		DMMCOREV 2	2.4 V			16	ns
		PMMCOREV = 3	3.0 V			13	
	SIMO input data setup time	PMMCOREV = 0	1.8 V	5			
			3.0 V	5			ns
t _{SU,SI}		PMMCOREV = 3	2.4 V	2			
			3.0 V	2			
		DIMIOODEN O	1.8 V	5			
	0040	PMMCOREV = 0	3.0 V	5			
t _{HD,SI}	SIMO input data hold time	DMM400DEV/ 0	2.4 V	5			ns
		PMMCOREV = 3	3.0 V	5			
		UCLK edge to SOMI valid,	1.8 V			76	
	20ML and and data and data (2)	C _L = 20 pF, PMMCOREV = 0	3.0 V			60	
t _{VALID,SO}	SOMI output data valid time (2)	UCLK edge to SOMI valid,	2.4 V			44	ns
		C _L = 20 pF, PMMCOREV = 3	3.0 V			40	
		C 20 = F PMMCOREV C	1.8 V	18			
	COMP autout data hald time (3)	$C_L = 20 \text{ pF}, \text{PMMCOREV} = 0$	3.0 V	12			ns
t _{HD,SO}	SOMI output data hold time ⁽³⁾	C 00 = F DMM CODEV	2.4 V	10			
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3.0 V	8			1

 $f_{UCxCLK} = 1/2t_{LO/HI} \text{ with } t_{LO/HI} \geq \max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}, t_{SU,MI(Master)} + t_{VALID,SO(USCI)}).$ For the master parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$, see the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-13 and Figure 5-14.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. See the timing diagrams in Figure 5-13 and Figure 5-14.

SLAS590M - MARCH 2009 - REVISED NOVEMBER 2015

Instruments






Figure 5-14. SPI Slave Mode, CKPH = 1



5.34 USCI (I²C Mode)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			f _{SYSTEM}	MHz
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0	400	kHz
	Hold time (reported) CTART	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.0		
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6		μs
	Catus time for a repeated START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.7		
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6		μs
t _{HD,DAT}	Data hold time		2.2 V, 3 V	0		ns
t _{SU,DAT}	Data setup time		2.2 V, 3 V	250		ns
	Cation time for CTOR	f _{SCL} ≤ 100 kHz	227/27/	4.0		
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6		μs
	Pulse duration of spikes suppressed by input		2.2 V	50	600	20
t _{SP}	filter		3 V	50	600	ns




Figure 5-15. I²C Mode Timing



5.35 12-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage	AVCC and DVCC are connected together, AVSS and DVSS are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 V$		2.2		3.6	٧
V _(Ax)	Analog input voltage range (2)	All ADC12 analog input pins Ax		0		AV_{CC}	V
	Operating supply current into AVCC terminal (3)	5 O MILL (4)	2.2 V		125	155	^
I _{ADC12_A}	AVCC terminal (3)	$f_{ADC12CLK} = 5.0 \text{ MHz}^{(4)}$	3 V		150	220	μΑ
Cı	Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		20	25	pF
R _I	Input MUX ON resistance	0 V ≤ V _{Ax} ≤ AVCC		10	200	1900	Ω

- (1) The leakage current is specified by the digital I/O input leakage.
- (2) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results. If the reference voltage is supplied by an external source or if the internal reference voltage is used and REFOUT = 1, then decoupling capacitors are required. See Section 5.40 and Section 5.41.
- (3) The internal reference supply current is not included in current consumption parameter IADC12 A-
- (4) ADC12ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0

5.36 12-Bit ADC, Timing Parameters

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		For specified performance of ADC12 linearity parameters using an external reference voltage or AVCC as reference (1)		0.45	4.8	5.0	
f _{ADC12CLK} ADC c	ADC conversion clock	For specified performance of ADC12 linearity parameters using the internal reference ⁽²⁾	2.2 V, 3 V	0.45	2.4	4.0	MHz
		For specified performance of ADC12 linearity parameters using the internal reference ⁽³⁾		0.45	2.4	2.7]
f _{ADC12OSC}	Internal ADC12 oscillator (4)	ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC}	2.2 V, 3 V	4.2	4.8	5.4	MHz
	0	REFON = 0, internal oscillator, ADC12OSC used for ADC conversion clock	2.2 V, 3 V	2.4		3.1	
^t CONVERT	Conversion time	External $f_{ADC12CLK}$ from ACLK, MCLK, or SMCLK, ADC12SSEL $\neq 0$			(5)		μs
t _{Sample}	Sampling time	$R_S = 400 \Omega$, $R_I = 1000 \Omega$, $C_I = 20 pF$, $t = [R_S + R_I] \times C_I$ (6)	2.2 V, 3 V	1000			ns

⁽¹⁾ REFOUT = 0, external reference voltage: SREF2 = 0, SREF1 = 1, SREF0 = 0. AVCC as reference voltage: SREF2 = 0, SREF1 = 0, SREF0 = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC. For other clock sources, the specified performance of the ADC12 linearity is ensured with f_{ADC12CLK} maximum of 5.0 MHz.

- (2) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 1
- (3) SREF2 = 0, SREF1 = 1, SREF0 = 0, ADC12SR = 0, REFOUT = 0. The specified performance of the ADC12 linearity is ensured when using the ADC12OSC divided by 2.
- (4) The ADC12OSC is sourced directly from MODOSC inside the UCS.
- (5) $13 \times ADC12DIV \times 1/f_{ADC12CLK}$
- (6) Approximately 10 Tau (t) are needed to get an error of less than ±0.5 LSB: $t_{Sample} = ln(2^{n+1}) \times (R_S + R_I) \times C_I + 800 \text{ ns, where } n = ADC \text{ resolution} = 12, R_S = \text{external source resistance}$



5.37 12-Bit ADC, Linearity Parameters Using an External Reference Voltage or AVCC as Reference Voltage

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT
_	Integral linearity error ⁽¹⁾	1.4 V ≤ dVREF ≤ 1.6 V ⁽²⁾	227/27/		±2.0	- CD
Eı	integral linearity error	1.6 V < dVREF ⁽²⁾	2.2 V, 3 V		±1.7	LSB
E _D	Differential linearity error ⁽¹⁾	(2)	2.2 V, 3 V		±1.0	LSB
_	Office (3)	dVREF ≤ 2.2 V ⁽²⁾	2.2 V, 3 V	±1.0	±2.0	- LSB
Eo	Offset error ⁽³⁾	dVREF > 2.2 V ⁽²⁾	2.2 V, 3 V	±1.0	±2.0	
E _G	Gain error ⁽³⁾	(2)	2.2 V, 3 V	±1.0	±2.0	LSB
_	Tatal was divisted arms	dVREF ≤ 2.2 V ⁽²⁾	2.2 V, 3 V	±1.4	±3.5	1.00
E _T	Total unadjusted error	dVREF > 2.2 V ⁽²⁾	2.2 V, 3 V	±1.4	±3.5	LSB

⁽¹⁾ Parameters are derived using the histogram method.

5.38 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage

	PARAMETER	TEST COND	ITIONS ⁽¹⁾	V _{CC}	MIN	TYP	MAX	UNIT
_	Integral linearity	ADC12SR = 0, REFOUT = 1	$f_{ADC12CLK} = 4.0 \text{ MHz}$	2.2 V, 3 V			±1.7	LSB
Eı	error ⁽²⁾	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V			±2.5	LSB
		ADC12SR = 0, REFOUT = 1	$f_{ADC12CLK} = 4.0 \text{ MHz}$		-1.0		+2.0	
E _D	Differential linearity error ⁽²⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V	-1.0		+1.5	LSB
	inicality circi	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz		-1.0		+2.5	
_	Offset error ⁽³⁾	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 4.0 MHz	2.2 V, 3 V		±1.0	±2.0	LSB
Eo	Offset effort	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V		±1.0	±2.0	LSB
_	Coin orror(3)	ADC12SR = 0, REFOUT = 1	$f_{ADC12CLK} = 4.0 \text{ MHz}$	2.2 V, 3 V		±1.0	±2.0	LSB
⊏G	E _G Gain error ⁽³⁾	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V			±1.5% ⁽⁴⁾	VREF
_	_ Total unadjusted	ADC12SR = 0, REFOUT = 1	f _{ADC12CLK} = 4.0 MHz	2.2 V, 3 V		±1.4	±3.5	LSB
E _T	error	ADC12SR = 0, REFOUT = 0	f _{ADC12CLK} = 2.7 MHz	2.2 V, 3 V			±1.5% ⁽⁴⁾	VREF

¹⁾ The internal reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 1. dVREF = $V_{R+} - V_{R+}$

⁽¹⁾ Transfers are derived using the inategram metrics.
(2) The external reference voltage is selected by: SREF2 = 0 or 1, SREF1 = 1, SREF0 = 0. dVREF = V_{R+} - V_{R+} < AVCC, V_{R-} > AVSS. Unless otherwise mentioned, dVREF > 1.5 V. Impedance of the external reference voltage R < 100 Ω, and two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF+ and VREF- to decouple the dynamic current. Also see the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).</p>

⁽³⁾ Parameters are derived using a best fit curve.

⁽²⁾ Parameters are derived using the histogram method.

⁽³⁾ Parameters are derived using a best fit curve.

⁽⁴⁾ The gain error and total unadjusted error are dominated by the accuracy of the integrated reference module absolute accuracy. In this mode the reference voltage used by the ADC12 A is not available on a pin.

5.39 12-Bit ADC, Temperature Sensor and Built-In V_{MID}⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	See (2)	ADC12ON = 1, INCH = 0Ah,	2.2 V		680		\/
V _{SENSOR}		$T_A = 0$ °C	3 V		680		mV
TO		ADOLOGNI A INGIL GAL	2.2 V		2.25		mV/°C
TC _{SENSOR}		ADC12ON = 1, INCH = 0Ah	3 V		2.25		
4	Sample time required if	ADC12ON = 1, INCH = 0Ah,	2.2 V	100			
tSENSOR(sample)	channel 10 is selected (3)	Error of conversion result ≤ 1 LSB	3 V	100			μs
	AV _{CC} divider at channel 11, V _{AVCC} factor	ADC12ON = 1, INCH = 0Bh		0.48	0.5	0.52	V_{AVCC}
V _{MID}	AV divider et channel 11	ADC12ON 1 INCLL OPP	2.2 V	1.06	1.1	1.14	\
	AV _{CC} divider at channel 11 ADC12ON =	ADC12ON = 1, INCH = 0Bh	3 V	1.44	1.5	1.56	V
t _{VMID} (sample)	Sample time required if channel 11 is selected ⁽⁴⁾	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V, 3 V	1000			ns

- (1) The temperature sensor is provided by the REF module. See the REF module parametric, I_{REF+}, regarding the current consumption of the temperature sensor.
- (2) The temperature sensor offset can be significant. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor. The TLV structure contains calibration values for 30°C ± 3°C and 85°C ± 3°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSOR} × (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).
- (3) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.
- (4) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.




Figure 5-16. Typical Temperature Sensor Voltage



5.40 REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
V _{eREF+}	Positive external reference voltage input	V _{eREF+} > V _{REF} and V _{eREF} (2)		1.4	AV_CC	>
V _{REF} -, V _{eREF} -	Negative external reference voltage input	V _{eREF+} > V _{REF} and V _{eREF} (3)		0	1.2	٧
(V _{eREF+} – V _{REF-} or V _{eREF-})	Differential external reference voltage input	V _{eREF+} > V _{REF} and V _{eREF} (4)		1.4	AV_CC	>
lveREF+, lvREF-, veREF-	Static input current	$ \begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}, \\ V_{eREF-} = 0~V, ~f_{ADC12CLK} = 5~MHz, \\ ADC12SHTx = 1h, \\ Conversion ~rate~200~ksps \end{array} $	2.2 V, 3 V	-26	26	μΑ
		$\begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}, \\ V_{eREF-} = 0~V, f_{ADC12CLK} = 5~MHz, \\ ADC12SHTx = 8h, \\ Conversion~rate~20~ksps \end{array}$	2.2 V, 3 V	-1	1	μΑ
C _{VREF+} , C _{VREF-}	Capacitance at V _{VREF+} , V _{VREF-} terminal			⁽⁵⁾ 10		μF

- (1) The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance (C_i) is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
- (5) Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

5.41 REF, Built-In Reference

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		REFVSEL = $\{2\}$ for 2.5 V, REFON = REFOUT = 1, $I_{VREF+} = 0$ A	3 V	2.4625	2.50	2.5375	
V _{REF+}	Positive built-in reference voltage output	REFVSEL = {1} for 2.0 V, REFON = REFOUT = 1, I _{VREF+} = 0 A	3 V	1.9503	1.98	2.0097	V
		REFVSEL = $\{0\}$ for 1.5 V, REFON = REFOUT = 1, $I_{VREF+} = 0$ A	2.2 V, 3 V	1.4677	1.49	1.5124	
	AVCC minimum voltage,	REFVSEL = {0} for 1.5 V		2.2			
AV _{CC(min)}	Positive built-in reference active	REFVSEL = {1} for 2.0 V		2.3			V
		REFVSEL = {2} for 2.5 V		2.8			
		ADC12SR = $1^{(4)}$, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		70	100	μΑ
	Operating supply current into	ADC12SR = $1^{(4)}$, REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.45	0.75	mA
REF+	AVCC terminal (2)(3)	ADC12SR = $0^{(4)}$, REFON = 1, REFOUT = 0, REFBURST = 0	3 V		210	310	μΑ
		ADC12SR = $0^{(4)}$, REFON = 1, REFOUT = 1, REFBURST = 0	3 V		0.95	1.7	mA

- (1) The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the VREF+ terminal. When REFOUT = 1, the reference is available at the VREF+ terminal, as well as, used as the reference for the conversion and uses the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and uses the smaller buffer.
- (2) The internal reference current is supplied by terminal AVCC. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
- (3) The temperature sensor is provided by the REF module. Its current is supplied via terminal AVCC and is equivalent to I_{REF+} with REFON =1 and REFOUT = 0.
- (4) For devices without the ADC12, the parametrics with ADC12SR = 0 are applicable.



REF, Built-In Reference (continued)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{L(VREF+)}	Load-current regulation, VREF+ terminal ⁽⁵⁾	REFVSEL = $(0, 1, 2)$, $I_{VREF+} = +10 \mu A$, $-1000 \mu A$, $AV_{CC} = AV_{CC \ (min)}$ for each reference level, REFVSEL = $(0, 1, 2)$, REFON = REFOUT = 1				2500	μV/mA
C _{VREF+}	Capacitance at VREF+ terminal	REFON = REFOUT = 1		20		100	pF
TC _{REF+}	Temperature coefficient of built-in reference (6)	$I_{VREF+} = 0$ A, REFVSEL = (0, 1, 2), REFON = 1, REFOUT = 0 or 1			30	50	ppm/ °C
PSRR_DC	Power supply rejection ratio (DC)	$\begin{array}{l} AV_{CC} = AV_{CC \; (min)} \; to \; AV_{CC (max)}, \\ T_A = 25^{\circ}C, \\ REFVSEL = (0, 1, 2), \; REFON = 1, \\ REFOUT = 0 \; or \; 1 \end{array}$			120	300	μV/V
PSRR_AC	Power supply rejection ratio (AC)	$\begin{array}{l} AV_{CC} = AV_{CC~(min)} \ to \ AV_{CC(max)}, \\ T_A = 25^{\circ}C, \\ f = 1 \ kHz, \ \Delta Vpp = 100 \ mV, \\ REFVSEL = (0, \ 1, \ 2), \ REFON = 1, \\ REFOUT = 0 \ or \ 1 \end{array}$			6.4		mV/V
	Cattling time of reference	$\begin{array}{l} AV_{CC} = AV_{CC \; (min)} \; to \; AV_{CC (max)}, \\ REFVSEL = (0, 1, 2), \; REFOUT = 0, \\ REFON = 0 \rightarrow 1 \end{array}$			75		
t _{SETTLE}	Settling time of reference voltage ⁽⁷⁾	$\begin{array}{l} AV_{CC} = AV_{CC~(min)}~to~AV_{CC(max)},\\ C_{VREF} = C_{VREF}(max),\\ REFVSEL = (0,~1,~2),~REFOUT = 1,\\ REFON = 0 \rightarrow 1 \end{array}$			75		μs

⁽⁵⁾ Contribution only due to the reference and buffer including package. This does not include resistance due to PCB trace.

⁽⁶⁾ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C)/(85°C - (-40°C)).

⁽⁷⁾ The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.



5.42 Comparator_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			1.8		3.6	V
			1.8 V			40	
	Comparator operating supply	CBPWRMD = 00	2.2 V		30	50	
I _{AVCC_COMP}	current into AVCC, excludes		3.0 V		40	65	μΑ
	reference resistor ladder	CBPWRMD = 01	2.2 V, 3 V		10	30	
		CBPWRMD = 10	2.2 V, 3 V		0.1	0.5	
I _{AVCC_REF}	Quiescent current of local reference voltage amplifier into AVCC	CBREFACC = 1, CBREFLx = 01				22	μΑ
V _{IC}	Common mode input range			0		V _{CC} – 1	V
\/	logue offeet voltege	CBPWRMD = 00		-20		20	\/
V _{OFFSET}	Input offset voltage	CBPWRMD = 01, 10		-10		10	mV
C _{IN}	Input capacitance				5		рF
D	Series input resistance	ON (switch closed)			3	4	kΩ
R _{SIN}	Series input resistance	OFF (switch open)		30			МΩ
	Propagation delay, response time	CBPWRMD = 00, CBF = 0				450	20
t _{PD}		CBPWRMD = 01, CBF = 0				600	ns
		CBPWRMD = 10, CBF = 0				50	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 00		0.35	0.6	1.0	
	Propagation delay with filter	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 01		0.6	1.0	1.8	
t _{PD,filter}	active	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 10		1.0	1.8	3.4	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 11		1.8	3.4	6.5	
t _{EN_CMP}	Comparator enable time, settling time	CBON = 0 to CBON = 1, CBPWRMD = 00, 01, 10			1	2	μs
t _{EN_REF}	Resistor reference enable time	CBON = 0 to CBON = 1			1	1.5	μs
V _{CB_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder (n = 0 to 31)		VIN × (n+0.5) / 32	VIN x (n+1) / 32	VIN × (n+1.5) / 32	V

5.43 Ports PU.0 and PU.1

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage	V_{USB} = 3.3 V ± 10%, I_{OH} = -25 mA, See Figure 5-18 for typical characteristics	2.4		V
V _{OL}	Low-level output voltage	$V_{USB} = 3.3 \text{ V} \pm 10\%, I_{OL} = 25 \text{ mA},$ See Figure 5-17 for typical characteristics		0.4	V
V _{IH}	High-level input voltage	V _{USB} = 3.3 V ± 10%, See Figure 5-19 for typical characteristics	2.0		V
V _{IL}	Low-level input voltage	V _{USB} = 3.3 V ± 10%, See Figure 5-19 for typical characteristics		0.8	V




Figure 5-17. Ports PU.0, PU.1 Typical Low-Level Output Characteristics




Figure 5-18. Ports PU.0, PU.1 Typical High-Level Output Characteristics




Figure 5-19. Ports PU.0, PU.1 Typical Input Threshold Characteristics



5.44 USB Output Ports DP and DM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	D+, D- single ended	USB 2.0 load conditions	2.8	3.6	V
V_{OL}	D+, D- single ended	USB 2.0 load conditions	0	0.3	V
Z(DRV)	D+, D- impedance	Including external series resistor of 27 Ω	28	44	Ω
t _{RISE}	Rise time	Full speed, differential, $C_L = 50 \text{ pF}$, 10%/90%, Rpu on D+	4	20	ns
t _{FALL}	Fall time	Full speed, differential, $C_L = 50 \text{ pF}$, 10%/90%, Rpu on D+	4	20	ns

5.45 USB Input Ports DP and DM

	PARAMETER	MIN	MAX	UNIT
$V_{(CM)}$	Differential input common mode range	0.8	2.5	V
$Z_{(IN)}$	Input impedance	300		kΩ
V _{CRS}	Crossover voltage	1.3	2.0	V
V _{IL}	Static SE input logic low level		0.8	V
V _{IH}	Static SE input logic high level	2.0		V
VDI	Differential input voltage		0.2	V



5.46 USB-PWR (USB Power System)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V _{LAUNCH}	V _{BUS} detection threshold					3.75	V
V _{BUS}	USB bus voltage	Normal operation		3.76		5.5	V
V _{USB}	USB LDO output voltage			3.003	3.3	3.597	V
V ₁₈	Internal USB voltage ⁽¹⁾				1.8		٧
I _{USB_EXT}	Maximum external current from VUSB terminal (2)	USB LDO is on				12	mA
I _{DET}	USB LDO current overload detection (3)			60		100	mA
I _{SUSPEND}	Operating supply current into VBUS terminal (4)	USB LDO is on, USB PLL disabled				250	μΑ
I _{USB_LDO}	Operating supply current into VBUS terminal, represents the current of the 3.3-V LDO only	USB LDO is on, USB 1.8-V LDO is disabled, V _{BUS} = 5.0 V, USBDETEN = 0 or 1	1.8 V, 3 V		60		μΑ
I _{VBUS_DETE}	Operating supply current into VBUS terminal, represents the current of the VBUS detection logic	USB LDO is disabled, USB 1.8-V LDO is disabled, VBUS > V _{LAUNCH} , USBDETEN = 1	1.8 V, 3 V		30		μA
C _{BUS}	VBUS terminal recommended capacitance				4.7		μF
C _{USB}	VUSB terminal recommended capacitance				220		nF
C ₁₈	V18 terminal recommended capacitance				220		nF
t _{ENABLE}	Settling time V _{USB} and V ₁₈	Within 2%, recommended capacitances				2	ms
RPUR	Pullup resistance of PUR terminal ⁽⁵⁾			70	110	150	Ω

- (1) This voltage is for internal uses only. No external DC loading should be applied.
- (2) This represents additional current that can be supplied to the application from the VUSB terminal beyond the needs of the USB operation.
- (3) A current overload will be detected when the total current supplied from the USB LDO, including I_{USB_EXT}, exceeds this value.
- (4) Does not include current contribution of Rpu and Rpd as outlined in the USB specification.
- (5) This value, in series with an external resistor between PUR and D+, produces the Rpu as outlined in the USB specification.

5.47 USB-PLL (USB Phase Locked Loop)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{PLL}	Operating supply current					7	mA
f _{PLL}	PLL frequency				48		MHz
f _{UPD}	PLL reference frequency			1.5		3	MHz
t _{LOCK}	PLL lock time					2	ms
t _{Jitter}	PLL jitter				1000		ps



5.48 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV _{CC(PGM,ERASE)}	Program and erase supply voltage		1.8		3.6	V
I _{PGM}	Average supply current from DVCC during program ⁽¹⁾			3	5	mA
I _{ERASE}	Average supply current from DVCC during erase ⁽¹⁾			6	11	mA
I _{MERASE} , I _{BANK}	Average supply current from DVCC during mass erase or bank erase ⁽¹⁾			6	11	mA
t _{CPT}	Cumulative program time	See (2)			16	ms
	Program and erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$	100			years
t _{Word}	Word or byte program time	See (3)	64		85	μs
t _{Block, 0}	Block program time for first byte or word	See (3)	49		65	μs
t _{Block, 1-(N-1)}	Block program time for each additional byte or word, except for last byte or word	See (3)	37		49	μs
t _{Block, N}	Block program time for last byte or word	See (3)	55		73	μs
t _{Erase}	Erase time for segment, mass erase, and bank erase when available.	See (3)	23		32	ms
f _{MCLK,MRG}	MCLK frequency in marginal read mode (FCTL4.MRG0 = 1 or FCTL4.MRG1 = 1)		0		1	MHz

⁽¹⁾ Default clock system frequency of MCLK = 1 MHz, ACLK = 32768 Hz, SMCLK = 1 MHz. No peripherals are enabled or active.

5.49 JTAG and Spy-Bi-Wire Interface

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse duration	2.2 V, 3 V	0.025		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) ⁽¹⁾	2.2 V, 3 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
	TOK input fraguency Auring ITAC(2)	2.2 V	0		5	N 41 1-
f _{TCK}	TCK input frequency, 4-wire JTAG (2)	3 V	0		10	MHz
R _{internal}	Internal pulldown resistance on TEST	2.2 V, 3 V	45	60	80	kΩ

Tools that access the Spy-Bi-Wire interface must wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word- or byte-write and block-write modes.

⁽³⁾ These values are hardwired into the state machine of the flash controller.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



6 Detailed Description

6.1 CPU (Link to User's Guide)

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15



6.2 Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO DC generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO DC generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO DC generator is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No data retention
 - Wake-up signal from RST/NMI, P1, and P2



6.3 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6-1. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-Up External Reset Watchdog Time-out, Password Violation Flash Memory Password Violation	WDTIFG, KEYV (SYSRSTIV) ⁽¹⁾⁽²⁾	Reset	0FFFEh	63, highest
System NMI PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾	(Non)maskable	0FFFCh	62
User NMI NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG, BUSIFG (SYSUNIV) ⁽¹⁾⁽²⁾	(Non)maskable	0FFFAh	61
Comp_B	Comparator B interrupt flags (CBIV) ⁽¹⁾⁽³⁾	Maskable	0FFF8h	60
TB0	TB0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFF6h	59
TB0	TB0CCR1 CCIFG1 to TB0CCR6 CCIFG6, TB0IFG (TB0IV) ⁽¹⁾⁽³⁾	Maskable	0FFF4h	58
Watchdog Timer_A Interval Timer Mode	WDTIFG	Maskable	0FFF2h	57
USCI_A0 Receive or Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV)(1)(3)	Maskable	0FFF0h	56
USCI_B0 Receive or Transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV)(1)(3)	Maskable	0FFEEh	55
ADC12_A	ADC12IFG0 to ADC12IFG15 (ADC12IV) ⁽¹⁾⁽³⁾⁽⁴⁾	Maskable	0FFECh	54
TA0	TA0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFEAh	53
TA0	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) ⁽¹⁾⁽³⁾	Maskable	0FFE8h	52
USB_UBM	USB interrupts (USBIV) (1)(3)	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) ⁽¹⁾⁽³⁾	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 ⁽³⁾	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) ⁽¹⁾⁽³⁾	Maskable	0FFE0h	48
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾⁽³⁾	Maskable	0FFDEh	47
USCI_A1 Receive or Transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV)(1)(3)	Maskable	0FFDCh	46
USCI_B1 Receive or Transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV)(1)(3)	Maskable	0FFDAh	45
TA2	TA2CCR0 CCIFG0 ⁽³⁾	Maskable	0FFD8h	44
TA2	TA2CCR1 CCIFG1 to TA2CCR2 CCIFG2, TA2IFG (TA2IV) ⁽¹⁾⁽³⁾	Maskable	0FFD6h	43
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) ⁽¹⁾⁽³⁾	Maskable	0FFD4h	42
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ⁽¹⁾⁽³⁾	Maskable	0FFD2h	41
			0FFD0h	40
Reserved	Reserved ⁽⁵⁾		Ē	÷
			0FF80h	0, lowest

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

⁽Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

⁽³⁾ Interrupt flags are located in the module.

⁴⁾ Only on devices with ADC, otherwise reserved.

⁽⁵⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, TI recommends reserving these locations.



6.4 Memory Organization

Table 6-2. Memory Organization⁽¹⁾

		MSP430F5522 MSP430F5521 MSP430F5513	MSP430F5525 MSP430F5524 MSP430F5515 MSP430F5514	MSP430F5527 MSP430F5526 MSP430F5517	MSP430F5529 MSP430F5528 MSP430F5519
Memory (flash) Main: interrupt vector	Total Size	32KB 00FFFFh–00FF80h	64KB 00FFFFh–00FF80h	96KB 00FFFFh-00FF80h	128KB 00FFFFh-00FF80h
	Bank D	N/A	N/A	N/A	32KB 0243FFh-01C400h
Main, and a mamon,	Bank C	N/A	N/A	32KB 01C3FFh-014400h	32KB 01C3FFh-014400h
Main: code memory	Bank B	15KB 00FFFFh-00C400h	32KB 0143FFh-00C400h	32KB 0143FFh-00C400h	32KB 0143FFh-00C400h
	Bank A	17KB 00C3FFh-008000h	32KB 00C3FFh-004400h	32KB 00C3FFh-004400h	32KB 00C3FFh-004400h
	Sector 3	2KB ⁽²⁾ 0043FFh–003C00h	N/A	N/A	2KB 0043FFh-003C00h
RAM	Sector 2	2KB ⁽³⁾ 003BFFh–003400h	N/A	2KB 003BFFh-003400h	2KB 003BFFh-003400h
RAIVI	Sector 1	2KB 0033FFh-002C00h	2KB 0033FFh-002C00h	2KB 0033FFh-002C00h	2KB 0033FFh-002C00h
	Sector 0	2KB 002BFFh–002400h	2KB 002BFFh-002400h	2KB 002BFFh-002400h	2KB 002BFFh-002400h
USB RAM ⁽⁴⁾	Sector 7	2KB 0023FFh–001C00h	2KB 0023FFh-001C00h	2KB 0023FFh-001C00h	2KB 0023FFh-001C00h
	Info A	128 B 0019FFh–001980h	128 B 0019FFh–001980h	128 B 0019FFh–001980h	128 B 0019FFh–001980h
Information memory	Info B	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h
(flash)	Info C	128 B 0018FFh–001880h	128 B 0018FFh–001880h	128 B 0018FFh–001880h	128 B 0018FFh–001880h
	Info D	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h
	BSL 3	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h
Bootstrap loader (BSL)	BSL 2	512 B 0015FFh–001400h	512 B 0015FFh–001400h	512 B 0015FFh–001400h	512 B 0015FFh–001400h
memory (flash)	BSL 1	512 B 0013FFh–001200h	512 B 0013FFh–001200h	512 B 0013FFh–001200h	512 B 0013FFh–001200h
	BSL 0	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh–001000h
Peripherals	Size	4KB 000FFFh–0h	4KB 000FFFh-0h	4KB 000FFFh-0h	4KB 000FFFh-0h

⁽¹⁾ N/A = Not available

⁽²⁾ MSP430F5522 only

⁽³⁾ MSP430F5522, MSP430F5521 only

⁽⁴⁾ USB RAM can be used as general purpose RAM when not used for USB operation.



6.5 Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using various serial interfaces. Access to the device memory by the BSL is protected by an user-defined password. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278). For complete description of the features of the BSL and its implementation, see the *MSP430 Programming Via the Bootstrap Loader User's Guide* (SLAU319).

6.5.1 USB BSL

All devices come preprogrammed with the USB BSL. Use of the USB BSL requires external access to the six pins shown in Table 6-3. In addition to these pins, the application must support external components necessary for normal USB operation; for example, the proper crystal on XT2IN and XT2OUT, proper decoupling, and so on.

Table 6-3. USB BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
PU.0/DP	USB data terminal DP
PU.1/DM	USB data terminal DM
PUR	USB pullup resistor terminal
VBUS	USB bus power supply
VSSU	USB ground supply

NOTE

The default USB BSL evaluates the logic level of the PUR pin after a BOR reset. If the PUR pin is pulled high externally, then the BSL is invoked. Therefore, unless the application is invoking the BSL, it is important to keep PUR pulled low after a BOR reset, even if BSL or USB is never used. TI recommends applying a $1-M\Omega$ resistor to ground.

6.5.2 UART BSL

A UART BSL is also available that can be programmed by the user into the BSL memory by replacing the preprogrammed, factory supplied, USB BSL. Use of the UART BSL requires external access to the six pins shown in Table 6-4.

Table 6-4. UART BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
RST/NMI/SBWTDIO	Entry sequence signal
TEST/SBWTCK	Entry sequence signal
P1.1	Data transmit
P1.2	Data receive
VCC	Power supply
VSS	Ground supply



6.6 JTAG Operation

6.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the RST/NMI/SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in Table 6-5. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see MSP430 Programming Via the JTAG Interface (SLAU320).

Table 6-5. JTAG Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input, TCLK input
PJ.0/TDO	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RST/NMI/SBWTDIO	IN	External reset
VCC		Power supply
VSS		Ground supply

6.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in Table 6-6. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see *MSP430 Programming Via the JTAG Interface* (SLAU320).

Table 6-6. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
RST/NMI/SBWTDIO	IN, OUT	Spy-Bi-Wire data input/output
VCC		Power supply
VSS		Ground supply



6.7 Flash Memory (Link to User's Guide)

The flash memory can be programmed through the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called information memory.
- Segment A can be locked separately.

6.8 RAM (Link to User's Guide)

The RAM is made up of n sectors. Each sector can be completely powered down to save leakage; however; all data is lost. Features of the RAM include:

- RAM has n sectors. The size of a sector can be found in Section 6.4.
- Each sector 0 to n can be complete disabled; however, data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.
- For devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.

6.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses. Peripherals can be handled using all instructions. For complete module descriptions, see the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

6.9.1 Digital I/O (Link to User's Guide)

There are up to eight 8-bit I/O ports implemented: For 80 pin options, P1, P2, P3, P4, P5, P6, and P7 are complete, and P8 is reduced to 3-bit I/O. For 64 pin options, P3 and P5 are reduced to 5-bit I/O and 6-bit I/O, respectively, and P7 and P8 are completely removed. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P8) or word-wise in pairs (PA through PD).



6.9.2 Port Mapping Controller (Link to User's Guide)

The port mapping controller allows the flexible and reconfigurable mapping of digital functions to port P4 (see Table 6-7). Table 6-8 shows the default mappings.

Table 6-7. Port Mapping Mnemonics and Functions

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION		
0	PM_NONE	None	DVSS		
4	PM_CBOUT0	-	Comparator_B output		
1	PM_TB0CLK	TB0 clock input			
2	PM_ADC12CLK	-	ADC12CLK		
2	PM_DMAE0	DMAE0 input			
2	PM_SVMOUT	-	SVM output		
3	PM_TB0OUTH	TB0 high impedance input TB0OUTH			
4	PM_TB0CCR0A	TB0 CCR0 capture input CCI0A	TB0 CCR0 compare output Out0		
5	PM_TB0CCR1A	TB0 CCR1 capture input CCI1A	TB0 CCR1 compare output Out1		
6	PM_TB0CCR2A	TB0 CCR2 capture input CCI2A	TB0 CCR2 compare output Out2		
7	PM_TB0CCR3A	TB0 CCR3 capture input CCI3A	TB0 CCR3 compare output Out3		
8	PM_TB0CCR4A	TB0 CCR4 capture input CCI4A	TB0 CCR4 compare output Out4		
9	PM_TB0CCR5A	TB0 CCR5 capture input CCI5A	TB0 CCR5 compare output Out5		
10	PM_TB0CCR6A	TB0 CCR6 capture input CCI6A	TB0 CCR6 compare output Out6		
44	PM_UCA1RXD	USCI_A1 UART RXD (Direction	on controlled by USCI – input)		
11	PM_UCA1SOMI	USCI_A1 SPI slave out master i	in (direction controlled by USCI)		
40	PM_UCA1TXD	USCI_A1 UART TXD (Direction	n controlled by USCI – output)		
12	PM_UCA1SIMO	USCI_A1 SPI slave in master ou	ut (direction controlled by USCI)		
13	PM_UCA1CLK	USCI_A1 clock input/output (direction controlled by USCI)		
13	PM_UCB1STE	USCI_B1 SPI slave transmit enab	ole (direction controlled by USCI)		
4.4	PM_UCB1SOMI	USCI_B1 SPI slave out master i	in (direction controlled by USCI)		
14	PM_UCB1SCL	USCI_B1 I ² C clock (open drain a	and direction controlled by USCI)		
4.5	PM_UCB1SIMO	USCI_B1 SPI slave in master or	ut (direction controlled by USCI)		
15	PM_UCB1SDA	USCI_B1 I ² C data (open drain a	nd direction controlled by USCI)		
40	PM_UCB1CLK	USCI_B1 clock input/output (direction controlled by USCI)		
16	PM_UCA1STE	USCI_A1 SPI slave transmit enab	ole (direction controlled by USCI)		
17	PM_CBOUT1	None	Comparator_B output		
18	PM_MCLK	None	MCLK		
19 - 30	Reserved	None	DVSS		
31 (0FFh) ⁽¹⁾	PM_ANALOG	Disables the output driver and the input Schmitt-trigger to prevent parasitic cross currents when applying analog signals.			

⁽¹⁾ The value of the PM_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide and the upper bits are ignored resulting in a read out value of 31.

Table 6-8. Default Mapping

PIN	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION			
P4.0/P4MAP0	PM_UCB1STE/PM_UCA1CLK	USCI_B1 SPI slave transmit enable (direction controlled by USCI) USCI_A1 clock input/output (direction controlled by USCI)				
P4.1/P4MAP1	PM_UCB1SIMO/PM_UCB1SDA	USCI_B1 SPI slave in master out (direction controlled by USCI) USCI_B1 I ² C data (open drain and direction controlled by USCI)				
P4.2/P4MAP2	PM_UCB1SOMI/PM_UCB1SCL	USCI_B1 SPI slave out master in (direction controlled by USCI) USCI_B1 I ² C clock (open drain and direction controlled by USCI)				
P4.3/P4MAP3	PM_UCB1CLK/PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI) USCI_B1 clock input/output (direction controlled by USCI)				
P4.4/P4MAP4	PM_UCA1TXD/PM_UCA1SIMO	USCI_A1 UART TXD (Direction controlled by USCI – output) USCI_A1 SPI slave in master out (direction controlled by USCI)				
P4.5/P4MAP5	PM_UCA1RXD/PM_UCA1SOMI	USCI_A1 UART RXD (Direction controlled by USCI – input) USCI_A1 SPI slave out master in (direction controlled by USCI)				
P4.6/P4MAP6	PM_NONE	None DVSS				
P4.7/P4MAP7	PM_NONE	None DVSS				

6.9.3 Oscillator and System Clock (Link to User's Guide)

The clock system in the MSP430F552x and MSP430F551x family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode) (XT1 HF mode is not supported), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turnon clock source and stabilizes in 3.5 µs (typical). The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (XT1), a high-frequency crystal (XT2), the
 internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal
 digitally controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

6.9.4 Power Management Module (PMM) (Link to User's Guide)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off. The SVS and SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (SVS) (the device is automatically reset) and supply voltage monitoring (SVM) (the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

6.9.5 Hardware Multiplier (Link to User's Guide)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-, 24-, 16-, and 8-bit operands. The module supports signed and unsigned multiplication as well as signed and unsigned multiply-and-accumulate operations.



6.9.6 Real-Time Clock (RTC_A) (Link to User's Guide)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

6.9.7 Watchdog Timer (WDT A) (Link to User's Guide)

The primary function of the WDT_A module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

6.9.8 System Module (SYS) (Link to User's Guide)

The SYS module handles many of the system functions within the device. These include power-on reset and power-up clear handling, NMI source selection and management, reset interrupt vector generators, bootstrap loader entry mechanisms, and configuration management (device descriptors). It also includes a data exchange mechanism through JTAG called a JTAG mailbox that can be used in the application.

Table 6-9. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RST/NMI (POR)	04h	
		PMMSWBOR (BOR)	06h	
		Wakeup from LPMx.5	08h	
		Security violation (BOR)	0Ah	
		SVSL (POR)	0Ch	
		SVSH (POR)	0Eh	
SYSRSTIV, System Reset		SVML_OVP (POR)	10h	
STSKSTIV, System Reset		SVMH_OVP (POR)	12h	
		PMMSWPOR (POR)	14h	
		WDT time-out (PUC)	16h	
		WDT password violation (PUC)	18h	
		KEYV flash password violation (PUC)	1Ah	
		Reserved	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMM password violation (PUC)	20h	
		Reserved	22h to 3Eh	Lowest



Table 6-9. System Module Interrupt Vector Registers (continued)

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
	019Ch	No interrupt pending	00h	
		SVMLIFG	02h	Highest
		SVMHIFG	04h	
		SVSMLDLYIFG	06h	
		SVSMHDLYIFG	08h	
SYSSNIV, System NMI		VMAIFG	0Ah	
		JMBINIFG	0Ch	
		JMBOUTIFG	0Eh	
		SVMLVLRIFG	10h	
		SVMHVLRIFG	12h	
		Reserved	14h to 1Eh	Lowest
	019Ah	No interrupt pending	00h	
		NMIIFG	02h	Highest
CVCLINIIV LIGAR NIMI		OFIFG	04h	
SYSUNIV, User NMI		ACCVIFG	06h	
		BUSIFG	08h	
		Reserved	0Ah to 1Eh	Lowest

6.9.9 DMA Controller (Link to User's Guide)

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

The USB timestamp generator also uses the DMA trigger assignments described in Table 6-10.

Table 6-10. DMA Trigger Assignments⁽¹⁾

TRICOER	CHANNEL							
TRIGGER	0	1	2					
0	DMAREQ	DMAREQ	DMAREQ					
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG					
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG					
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG					
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG					
5	TA2CCR0 CCIFG	TA2CCR0 CCIFG	TA2CCR0 CCIFG					
6	TA2CCR2 CCIFG	TA2CCR2 CCIFG	TA2CCR2 CCIFG					
7	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG					
8	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG					
9	Reserved	Reserved	Reserved					
10	Reserved	Reserved	Reserved					
11	Reserved	Reserved	Reserved					
12	Reserved	Reserved	Reserved					
13	Reserved	Reserved	Reserved					
14	Reserved	Reserved	Reserved					
15	Reserved	Reserved	Reserved					

(1) If a reserved trigger source is selected, no Trigger1 is generated.



Table 6-10. DMA Trigger Assignments⁽¹⁾ (continued)

TRIGGER	CHANNEL							
IRIGGER	0	1	2					
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG					
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG					
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG					
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG					
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG					
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG					
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG					
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG					
24	ADC12IFGx ⁽²⁾	ADC12IFGx ⁽²⁾	ADC12IFGx ⁽²⁾					
25	Reserved	Reserved	Reserved					
26	Reserved	Reserved	Reserved					
27	USB FNRXD	USB FNRXD	USB FNRXD					
28	USB ready	USB ready	USB ready					
29	MPY ready	MPY ready	MPY ready					
30	DMA2IFG	DMA0IFG	DMA1IFG					
31	DMAE0	DMAE0	DMAE0					

⁽²⁾ Only on devices with ADC. Reserved on devices without ADC.

6.9.10 Universal Serial Communication Interface (USCI) (Links to User's Guide: UART Mode, SPI Mode, PC Mode)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3-pin or 4-pin) and I^2C , and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3-pin or 4-pin), UART, enhanced UART, or IrDA.

The USCI Bn module provides support for SPI (3-pin or 4-pin) or I²C.

The MSP430F55xx series includes two complete USCI modules (n = 0, 1).



6.9.11 TA0 (Link to User's Guide)

TA0 is a 16-bit timer and counter (Timer_A type) with five capture/compare registers. It can support multiple capture/compare registers, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-11. TA0 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER
RGC, YFF, ZQE	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, YFF, ZQE	PN
18, H2-P1.0	21-P1.0	TA0CLK	TACLK					
		ACLK (internal)	ACLK	Timer	NA	NA		
		SMCLK (internal)	SMCLK	rimer	INA	INA		
18, H2-P1.0	21-P1.0	TA0CLK	TACLK					
19, H3-P1.1	22-P1.1	TA0.0	CCI0A				19, H3-P1.1	22-P1.1
		DV _{SS}	CCI0B	CCR0	TA0	TA0.0		
		DV _{SS}	GND	CCRU	TAU	1 AU.U		
		DV _{CC}	V _{CC}					
20, J3-P1.2	23-P1.2	TA0.1	CCI1A				20, J3-P1.2	23-P1.2
		CBOUT (internal)	CCI1B	CCR1	TA1	TA0.1	ADC12 (internal) ⁽¹⁾ ADC12SHSx = {1}	ADC12 (internal) ⁽¹⁾ ADC12SHSx = {1}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
21, G4-P1.3	24-P1.3	TA0.2	CCI2A				21, G4-P1.3	24-P1.3
		ACLK (internal)	CCI2B	CCR2	TA2	TA0.2		
		DV _{SS}	GND					
		DV_CC	V _{CC}					
22, H4-P1.4	25-P1.4	TA0.3	CCI3A				22, H4-P1.4	25-P1.4
		DV _{SS}	CCI3B	CCR3	TA3	TA0.3		
		DV_SS	GND	CCR3	IAS	140.5		
		DV _{CC}	V _{CC}					
23, J4-P1.5	26-P1.5	TA0.4	CCI4A				23, J4-P1.5	26-P1.5
		DV _{SS}	CCI4B	CCR4	TA4	TA0.4		
		DV _{SS}	GND	CCR4	174	170.4		
		DV _{CC}	V _{CC}					

⁽¹⁾ Only on devices with ADC.



6.9.12 TA1 (Link to User's Guide)

TA1 is a 16-bit timer and counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compare registers, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-12. TA1 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PIN	NUMBER						
RGC, YFF, ZQE	PN	INPUT SIGNAL	INPUT SIGNAL	MODULE BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, YFF, ZQE	PN						
24, G5-P1.6	27-P1.6	TA1CLK	TACLK											
		ACLK (internal)	ACLK	T:	NA	NA								
		SMCLK (internal)	SMCLK	rimer	Timer	Timer	Timer	Timer	Timer	Timer	INA	INA		
24, G5-P1.6	27-P1.6	TA1CLK	TACLK											
25, H5-P1.7	28-P1.7	TA1.0	CCI0A				25, H5-P1.7	28-P1.7						
		DV _{SS}	CCI0B	CCDO	TA0	TA1.0								
		DV _{SS}	GND	CCR0	TA0	141.0								
		DV _{CC}	V _{CC}											
26, J5-P2.0	29-P2.0	TA1.1	CCI1A				26, J5-P2.0	29-P2.0						
		CBOUT (internal)	CCI1B	CCR1	TA1	TA1.1								
		DV _{SS}	GND											
		DV _{CC}	V _{CC}											
27, G6-P2.1	30-P2.1	TA1.2	CCI2A				27, G6-P2.1	30-P2.1						
		ACLK (internal)	CCI2B	CCR2	TA2	TA1.2								
		DV _{SS}	GND											
		DV _{CC}	V _{CC}											



6.9.13 TA2 (Link to User's Guide)

TA2 is a 16-bit timer and counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compare registers, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-13. TA2 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODILLE	MODULE	DEVICE	OUTPUT PII	NUMBER			
RGC, YFF, ZQE	PN	INPUT SIGNAL	INPUT SIGNAL	MODULE BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, YFF, ZQE	PN			
28, J6-P2.2	31-P2.2	TA2CLK	TACLK								
		ACLK (internal)	ACLK	Timor	NA	NA					
		SMCLK (internal)	SMCLK	Timer	rimer	Timer	Timer	INA	INA		
28, J6-P2.2	31-P2.2	TA2CLK	TACLK								
29, H6-P2.3	32-P2.3	TA2.0	CCI0A				29, H6-P2.3	32-P2.3			
		DV _{SS}	CCI0B	0000	T40	T400					
		DV _{SS}	GND	CCR0	TA0	TA2.0					
		DV _{CC}	V _{CC}								
30, J7-P2.4	33-P2.4	TA2.1	CCI1A				30, J7-P2.4	33-P2.4			
		CBOUT (internal)	CCI1B	CCR1	TA1	TA2.1					
		DV _{SS}	GND								
		DV _{CC}	V _{CC}								
31, J8-P2.5	34-P2.5	TA2.2	CCI2A				31, J8-P2.5	34-P2.5			
		ACLK (internal)	CCI2B	CCR2	TA2	TA2.2					
		DV _{SS}	GND								
		DV _{CC}	V _{CC}								



6.9.14 TB0 (Link to User's Guide)

TB0 is a 16-bit timer and counter (Timer_B type) with seven capture/compare registers. It can support multiple capture/compare registers, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-14. TB0 Signal Connections

INPUT PIN	INPUT PIN NUMBER		DEVICE MODULE		MODULE		OUTPUT P	OUTPUT PIN NUMBER	
RGC, YFF, ZQE ⁽¹⁾	PN	INPUT SIGNAL	INPUT SIGNAL	MODULE BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, YFF, ZQE ⁽¹⁾	PN	
	60-P7.7	TB0CLK	TBCLK						
		ACLK (internal)	ACLK	Timer	NA	NA			
		SMCLK (internal)	SMCLK	rimei	IVA	IVA			
	60-P7.7	TB0CLK	TBCLK						
	55-P5.6	TB0.0	CCI0A					55-P5.6	
	55-P5.6	TB0.0	CCI0B	CCR0	TB0	TB0.0	ADC12 (internal) $^{(2)}$ ADC12SHSx = {2}	ADC12 (internal) $^{(2)}$ ADC12SHSx = $\{2\}$	
		DV _{SS}	GND						
		DV _{CC}	V _{CC}						
	56-P5.7	TB0.1	CCI1A					56-P5.7	
		CBOUT (internal)	CCI1B	CCR1	TB1	TB0.1	ADC12 (internal) ADC12SHSx = {3}	ADC12 (internal) ADC12SHSx = {3}	
		DV _{SS}	GND						
		DV _{CC}	V _{CC}	•					
	57-P7.4	TB0.2	CCI2A					57-P7.4	
	57-P7.4	TB0.2	CCI2B	0000	TDO	TDOO			
		DV _{SS}	GND	CCR2	TB2	TB0.2			
		DV _{CC}	V _{CC}						
	58-P7.5	TB0.3	CCI3A					58-P7.5	
	58-P7.5	TB0.3	CCI3B	CCDa	TDO	TDO O			
		DV _{SS}	GND	CCR3	TB3	TB0.3			
		DV _{CC}	V _{CC}						
	59-P7.6	TB0.4	CCI4A					59-P7.6	
	59-P7.6	TB0.4	CCI4B	CCR4	TB4	TB0.4			
		DV _{SS}	GND	CCR4	104	160.4			
		DV _{CC}	V _{CC}						
	42-P3.5	TB0.5	CCI5A					42-P3.5	
	42-P3.5	TB0.5	CCI5B	CODE	TDC	TB0.5			
		DV _{SS}	GND	CCR5	TB5				
		DV _{CC}	V _{CC}						
	43-P3.6	TB0.6	CCI6A					43-P3.6	
		ACLK (internal)	CCI6B	CCR6	TB6	TB0.6			
		DV _{SS}	GND						
		DV _{CC}	V _{CC}						

⁽¹⁾ Timer functions are selectable through the port mapping controller.

⁽²⁾ Only on devices with ADC



6.9.15 Comparator_B (Link to User's Guide)

The primary function of the Comparator_B module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

6.9.16 ADC12_A (Link to User's Guide)

The ADC12_A module supports fast 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

6.9.17 CRC16 (Link to User's Guide)

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

6.9.18 REF Voltage Reference (Link to User's Guide)

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

6.9.19 Universal Serial Bus (USB) (Link to User's Guide)

The USB module is a fully integrated USB interface that is compliant with the USB 2.0 specification. The module supports full-speed operation of control, interrupt, and bulk transfers. The module includes an integrated LDO, PHY, and PLL. The PLL is highly-flexible and can support a wide range of input clock frequencies. USB RAM, when not used for USB communication, can be used by the system.

6.9.20 Embedded Emulation Module (EEM) (Link to User's Guide)

The EEM supports real-time in-system debugging. The L version of the EEM has the following features:

- · Eight hardware triggers or breakpoints on memory access
- Two hardware triggers or breakpoints on CPU register write access
- Up to 10 hardware triggers can be combined to form complex triggers or breakpoints
- Two cycle counters
- Sequencer
- State storage
- · Clock control on module level



6.9.21 Peripheral File Map

Table 6-15 lists the base address for the registers of each module. The following tables list the offsets for all available registers in each module.

Table 6-15. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 6-16)	0100h	000h-01Fh
PMM (see Table 6-17)	0120h	000h-010h
Flash Control (see Table 6-18)	0140h	000h-00Fh
CRC16 (see Table 6-19)	0150h	000h-007h
RAM Control (see Table 6-20)	0158h	000h-001h
Watchdog (see Table 6-21)	015Ch	000h-001h
UCS (see Table 6-22)	0160h	000h-01Fh
SYS (see Table 6-23)	0180h	000h-01Fh
Shared Reference (see Table 6-24)	01B0h	000h-001h
Port Mapping Control (see Table 6-25)	01C0h	000h-002h
Port Mapping Port P4 (see Table 6-25)	01E0h	000h-007h
Port P1 and P2 (see Table 6-26)	0200h	000h-01Fh
Port P3 and P4 (see Table 6-27)	0220h	000h-00Bh
Port P5 and P6 (see Table 6-28)	0240h	000h-00Bh
Port P7 and P8 (see Table 6-29)	0260h	000h-00Bh
Port PJ (see Table 6-30)	0320h	000h-01Fh
TA0 (see Table 6-31)	0340h	000h-02Eh
TA1 (see Table 6-32)	0380h	000h-02Eh
TB0 (see Table 6-33)	03C0h	000h-02Eh
TA2 (see Table 6-34)	0400h	000h-02Eh
Real-Time Clock (RTC_A) (see Table 6-35)	04A0h	000h-01Bh
32-Bit Hardware Multiplier (see Table 6-36)	04C0h	000h-02Fh
DMA General Control (see Table 6-37)	0500h	000h-00Fh
DMA Channel 0 (see Table 6-37)	0510h	000h-00Ah
DMA Channel 1 (see Table 6-37)	0520h	000h-00Ah
DMA Channel 2 (see Table 6-37)	0530h	000h-00Ah
USCI_A0 (see Table 6-38)	05C0h	000h-01Fh
USCI_B0 (see Table 6-39)	05E0h	000h-01Fh
USCI_A1 (see Table 6-40)	0600h	000h-01Fh
USCI_B1 (see Table 6-41)	0620h	000h-01Fh
ADC12_A (see Table 6-42)	0700h	000h-03Eh
Comparator_B (see Table 6-43)	08C0h	000h-00Fh
USB Configuration (see Table 6-44)	0900h	000h-014h
USB Control (see Table 6-45)	0920h	000h-01Fh



Table 6-16. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 6-17. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high side control	SVSMHCTL	04h
SVS low side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM power mode 5 control	PM5CTL0	10h

Table 6-18. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

Table 6-19. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 6-20. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

Table 6-21. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h

Table 6-22. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh



Table 6-22. UCS Registers (Base Address: 0160h) (continued)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 8	UCSCTL8	10h

Table 6-23. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootstrap loader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
Bus Error vector generator	SYSBERRIV	18h
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 6-24. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

Table 6-25. Port Mapping Registers (Base Address of Port Mapping Control: 01C0h, Port P4: 01E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port mapping key and ID register	PMAPKEYID	00h
Port mapping control register	PMAPCTL	02h
Port P4.0 mapping register	P4MAP0	00h
Port P4.1 mapping register	P4MAP1	01h
Port P4.2 mapping register	P4MAP2	02h
Port P4.3 mapping register	P4MAP3	03h
Port P4.4 mapping register	P4MAP4	04h
Port P4.5 mapping register	P4MAP5	05h
Port P4.6 mapping register	P4MAP6	06h
Port P4.7 mapping register	P4MAP7	07h

MSP430F5522 MSP430F5521 MSP430F5519 MSP430F5517 MSP430F5515 MSP430F5514 MSP430F5513



Table 6-26. Port P1 and P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pullup or pulldown enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pullup or pulldown enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 6-27. Port P3 and P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup or pulldown enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 pullup or pulldown enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh



Table 6-28. Port P5 and P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 pullup or pulldown enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 pullup or pulldown enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

Table 6-29. Port P7 and P8 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 pullup or pulldown enable	P7REN	06h
Port P7 drive strength	P7DS	08h
Port P7 selection	P7SEL	0Ah
Port P8 input	P8IN	01h
Port P8 output	P8OUT	03h
Port P8 direction	P8DIR	05h
Port P8 pullup or pulldown enable	P8REN	07h
Port P8 drive strength	P8DS	09h
Port P8 selection	P8SEL	0Bh

Table 6-30. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup or pulldown enable	PJREN	06h
Port PJ drive strength	PJDS	08h



Table 6-31. TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
Capture/compare register 3	TA0CCR3	18h
Capture/compare register 4	TA0CCR4	1Ah
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh

Table 6-32. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh



Table 6-33. TB0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 register	TB0R	10h
Capture/compare register 0	TB0CCR0	12h
Capture/compare register 1	TB0CCR1	14h
Capture/compare register 2	TB0CCR2	16h
Capture/compare register 3	TB0CCR3	18h
Capture/compare register 4	TB0CCR4	1Ah
Capture/compare register 5	TB0CCR5	1Ch
Capture/compare register 6	TB0CCR6	1Eh
TB0 expansion register 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

Table 6-34. TA2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
Capture/compare control 2	TA2CCTL2	06h
TA2 counter register	TA2R	10h
Capture/compare register 0	TA2CCR0	12h
Capture/compare register 1	TA2CCR1	14h
Capture/compare register 2	TA2CCR2	16h
TA2 expansion register 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Fh



Table 6-35. Real-Time Clock Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds, RTC counter register 1	RTCSEC, RTCNT1	10h
RTC minutes, RTC counter register 2	RTCMIN, RTCNT2	11h
RTC hours, RTC counter register 3	RTCHOUR, RTCNT3	12h
RTC day of week, RTC counter register 4	RTCDOW, RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh



Table 6-36. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 x 32 result 1	RES1	26h
32 x 32 result 2	RES2	28h
32 x 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch



Table 6-37. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 6-38. USCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA0CTL1	00h
USCI control 0	UCA0CTL0	01h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh



Table 6-39. USCI_B0 Registers (Base Address: 05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB0CTL1	00h
USCI synchronous control 0	UCB0CTL0	01h
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

Table 6-40. USCI_A1 Registers (Base Address: 0600h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA1CTL1	00h
USCI control 0	UCA1CTL0	01h
USCI baud rate 0	UCA1BR0	06h
USCI baud rate 1	UCA1BR1	07h
USCI modulation control	UCA1MCTL	08h
USCI status	UCA1STAT	0Ah
USCI receive buffer	UCA1RXBUF	0Ch
USCI transmit buffer	UCA1TXBUF	0Eh
USCI LIN control	UCA1ABCTL	10h
USCI IrDA transmit control	UCA1IRTCTL	12h
USCI IrDA receive control	UCA1IRRCTL	13h
USCI interrupt enable	UCA1IE	1Ch
USCI interrupt flags	UCA1IFG	1Dh
USCI interrupt vector word	UCA1IV	1Eh



Table 6-41. USCI_B1 Registers (Base Address: 0620h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB1CTL1	00h
USCI synchronous control 0	UCB1CTL0	01h
USCI synchronous bit rate 0	UCB1BR0	06h
USCI synchronous bit rate 1	UCB1BR1	07h
USCI synchronous status	UCB1STAT	0Ah
USCI synchronous receive buffer	UCB1RXBUF	0Ch
USCI synchronous transmit buffer	UCB1TXBUF	0Eh
USCI I2C own address	UCB1I2COA	10h
USCI I2C slave address	UCB1I2CSA	12h
USCI interrupt enable	UCB1IE	1Ch
USCI interrupt flags	UCB1IFG	1Dh
USCI interrupt vector word	UCB1IV	1Eh



Table 6-42. ADC12_A Registers (Base Address: 0700h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Control register 0	ADC12CTL0	00h
Control register 1	ADC12CTL1	02h
Control register 2	ADC12CTL2	04h
Interrupt-flag register	ADC12IFG	0Ah
Interrupt-enable register	ADC12IE	0Ch
Interrupt-vector-word register	ADC12IV	0Eh
ADC memory-control register 0	ADC12MCTL0	10h
ADC memory-control register 1	ADC12MCTL1	11h
ADC memory-control register 2	ADC12MCTL2	12h
ADC memory-control register 3	ADC12MCTL3	13h
ADC memory-control register 4	ADC12MCTL4	14h
ADC memory-control register 5	ADC12MCTL5	15h
ADC memory-control register 6	ADC12MCTL6	16h
ADC memory-control register 7	ADC12MCTL7	17h
ADC memory-control register 8	ADC12MCTL8	18h
ADC memory-control register 9	ADC12MCTL9	19h
ADC memory-control register 10	ADC12MCTL10	1Ah
ADC memory-control register 11	ADC12MCTL11	1Bh
ADC memory-control register 12	ADC12MCTL12	1Ch
ADC memory-control register 13	ADC12MCTL13	1Dh
ADC memory-control register 14	ADC12MCTL14	1Eh
ADC memory-control register 15	ADC12MCTL15	1Fh
Conversion memory 0	ADC12MEM0	20h
Conversion memory 1	ADC12MEM1	22h
Conversion memory 2	ADC12MEM2	24h
Conversion memory 3	ADC12MEM3	26h
Conversion memory 4	ADC12MEM4	28h
Conversion memory 5	ADC12MEM5	2Ah
Conversion memory 6	ADC12MEM6	2Ch
Conversion memory 7	ADC12MEM7	2Eh
Conversion memory 8	ADC12MEM8	30h
Conversion memory 9	ADC12MEM9	32h
Conversion memory 10	ADC12MEM10	34h
Conversion memory 11	ADC12MEM11	36h
Conversion memory 12	ADC12MEM12	38h
Conversion memory 13	ADC12MEM13	3Ah
Conversion memory 14	ADC12MEM14	3Ch
Conversion memory 15	ADC12MEM15	3Eh



Table 6-43. Comparator_B Registers (Base Address: 08C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Comp_B control register 0	CBCTL0	00h
Comp_B control register 1	CBCTL1	02h
Comp_B control register 2	CBCTL2	04h
Comp_B control register 3	CBCTL3	06h
Comp_B interrupt register	CBINT	0Ch
Comp_B interrupt vector word	CBIV	0Eh

Table 6-44. USB Configuration Registers (Base Address: 0900h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USB key and ID	USBKEYID	00h
USB module configuration	USBCNF	02h
USB PHY control	USBPHYCTL	04h
USB power control	USBPWRCTL	08h
USB PLL control	USBPLLCTL	10h
USB PLL divider	USBPLLDIV	12h
USB PLL interrupts	USBPLLIR	14h

Table 6-45. USB Control Registers (Base Address: 0920h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Input endpoint_0 configuration	USBIEPCNF_0	00h
Input endpoint_0 byte count	USBIEPCNT_0	01h
Output endpoint_0 configuration	USBOEPCNF_0	02h
Output endpoint_0 byte count	USBOEPCNT_0	03h
Input endpoint interrupt enables	USBIEPIE	0Eh
Output endpoint interrupt enables	USBOEPIE	0Fh
Input endpoint interrupt flags	USBIEPIFG	10h
Output endpoint interrupt flags	USBOEPIFG	11h
USB interrupt vector	USBIV	12h
USB maintenance	USBMAINT	16h
Timestamp	USBTSREG	18h
USB frame number	USBFN	1Ah
USB control	USBCTL	1Ch
USB interrupt enables	USBIE	1Dh
USB interrupt flags	USBIFG	1Eh
Function address	USBFUNADR	1Fh



6.10 Input/Output Schematics

6.10.1 Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger






Table 6-46. Port P1 (P1.0 to P1.7) Pin Functions

DINI NIAME (D4)			CONTROL BITS	S OR SIGNALS
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x
P1.0/TA0CLK/ACLK	0	P1.0 (I/O)	I: 0; O: 1	0
		TAOCLK	0	1
		ACLK	1	1
P1.1/TA0.0	1	P1.1 (I/O)	I: 0; O: 1	0
		TA0.CCI0A	0	1
		TA0.0	1	1
P1.2/TA0.1	2	P1.2 (I/O)	I: 0; O: 1	0
		TA0.CCI1A	0	1
		TA0.1	1	1
P1.3/TA0.2	3	P1.3 (I/O)	I: 0; O: 1	0
		TA0.CCI2A	0	1
		TA0.2	1	1
P1.4/TA0.3	4	P1.4 (I/O)	I: 0; O: 1	0
		TA0.CCI3A	0	1
		TA0.3	1	1
P1.5/TA0.4	5	P1.5 (I/O)	I: 0; O: 1	0
		TA0.CCI4A	0	1
		TA0.4	1	1
P1.6/TA1CLK/CBOUT	6	P1.6 (I/O)	I: 0; O: 1	0
		TA1CLK	0	1
		CBOUT comparator B	1	1
P1.7/TA1.0	7	P1.7 (I/O)	I: 0; O: 1	0
		TA1.CCI0A	0	1
		TA1.0	1	1



6.10.2 Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger






Table 6-47. Port P2 (P2.0 to P2.7) Pin Functions

DINI NIAME (DO)		FUNCTION	CONTROL BITS	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P2.x)	X		P2DIR.x	P2SEL.x		
P2.0/TA1.1	0	P2.0 (I/O)	I: 0; O: 1	0		
		TA1.CCI1A	0	1		
		TA1.1	1	1		
P2.1/TA1.2	1	P2.1 (I/O)	I: 0; O: 1	0		
		TA1.CCI2A	0	1		
		TA1.2	1	1		
P2.2/TA2CLK/SMCLK	2	P2.2 (I/O)	l: 0; O: 1	0		
		TA2CLK	0	1		
		SMCLK	1	1		
P2.3/TA2.0	3	P2.3 (I/O)	I: 0; O: 1	0		
		TA2.CCI0A	0	1		
		TA2.0	1	1		
P2.4/TA2.1	4	P2.4 (I/O)	l: 0; O: 1	0		
		TA2.CCI1A	0	1		
		TA2.1	1	1		
P2.5/TA2.2	5	P2.5 (I/O)	I: 0; O: 1	0		
		TA2.CCI2A	0	1		
		TA2.2	1	1		
P2.6/RTCCLK/DMAE0	6	P2.6 (I/O)	I: 0; O: 1	0		
		DMAE0	0	1		
		RTCCLK	1	1		
P2.7/UCB0STE/UCA0CLK	7	P2.7 (I/O)	I: 0; O: 1	0		
		UCB0STE/UCA0CLK(2) (3)	X	1		

⁽¹⁾ X = Don't care

²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ UCAOCLK function takes precedence over UCBOSTE function. If the pin is required as UCAOCLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



6.10.3 Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger




Table 6-48. Port P3 (P3.0 to P3.7) Pin Functions

			CONTROL BITS	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x		
P3.0/UCB0SIMO/UCB0SDA	0	P3.0 (I/O)	I: 0; O: 1	0		
		UCB0SIMO/UCB0SDA (2) (3)	X	1		
P3.1/UCB0SOMI/UCB0SCL	1	P3.1 (I/O)	l: 0; O: 1	0		
		UCB0SOMI/UCB0SCL (2) (3)	X	1		
P3.2/UCB0CLK/UCA0STE	2	P3.2 (I/O)	I: 0; O: 1	0		
		UCB0CLK/UCA0STE (2) (4)	X	1		
P3.3/UCA0TXD/UCA0SIMO	3	P3.3 (I/O)	I: 0; O: 1	0		
		UCA0TXD/UCA0SIMO(2)	X	1		
P3.4/UCA0RXD/UCA0SOMI	4	P3.4 (I/O)	I: 0; O: 1	0		
		UCA0RXD/UCA0SOMI(2)	X	1		
P3.5/TB0.5 ⁽⁵⁾	5	P3.5 (I/O)	I: 0; O: 1	0		
		TB0.CCI5A	0	1		
		TB0.5	1	1		
P3.6/TB0.6 ⁽⁵⁾	6	P3.6 (I/O)	I: 0; O: 1	0		
		TB0.CCI6A	0	1		
		TB0.6	1	1		
P3.7/TB0OUTH/SVMOUT ⁽⁵⁾	7	P3.7 (I/O)	I: 0; O: 1	0		
		TB0OUTH	0	1		
		SVMOUT	1	1		

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ If the I^2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁴⁾ UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁵⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only.

6.10.4 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger




Table 6-49. Port P4 (P4.0 to P4.7) Pin Functions

PIN NAME (P4.x)			CONTR	CONTROL BITS OR SIGNALS			
	X	FUNCTION	P4DIR.x ⁽¹⁾	P4SEL.x	P4MAPx		
P4.0/P4MAP0	0	P4.0 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.1/P4MAP1	1	P4.1 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.2/P4MAP2	2	P4.2 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	Х	1	≤ 30		
P4.3/P4MAP3	3	P4.3 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.4/P4MAP4 4	4	P4.4 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.5/P4MAP5	5	P4.5 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.6/P4MAP6	6	P4.6 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.7/P4MAP7	7	P4.7 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		

⁽¹⁾ The direction of some mapped secondary functions are controlled directly by the module. See Table 6-7 for specific direction control information of mapped secondary functions.



6.10.5 Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger





Table 6-50. Port P5 (P5.0 and P5.1) Pin Functions

PIN NAME (P5.x)	.,	x FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
	X		P5DIR.x	P5SEL.x	REFOUT	
P5.0/A8/VREF+/VeREF+ ⁽²⁾	0	P5.0 (I/O) ⁽³⁾	I: 0; O: 1	0	Х	
		A8/VeREF+ ⁽⁴⁾	Х	1	0	
		A8/VREF+ ⁽⁵⁾	Х	1	1	
P5.1/A9/VREF-/VeREF- ⁽⁶⁾	1	P5.1 (I/O) ⁽³⁾	I: 0; O: 1	0	Х	
		A9/VeREF-(7)	X	1	0	
		A9/VREF- ⁽⁸⁾	Х	1	1	

- (1) X = Don't care
- (2) VREF+/VeREF+ available on MSP430F552x devices only.
- (3) Default condition
- (4) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A when available. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (5) Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF+ reference is available at the pin. Channel A8, when selected with the INCHx bits, is connected to the VREF+/VeREF+ pin.
- (6) VREF-/VeREF- available on MSP430F552x devices only.
- (7) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A when available. Channel A9, when selected with the INCHx bits, is connected to the VREF-/VeREF- pin.
- (8) Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The VREF- reference is available at the pin. Channel A9, when selected with the INCHx bits, is connected to the VREF- /VeREF- pin.

6.10.6 Port P5, P5.2, Input/Output With Schmitt Trigger





6.10.7 Port P5, P5.3, Input/Output With Schmitt Trigger




Table 6-51. Port P5 (P5.2, P5.3) Pin Functions

DINI NAME (DE -)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS	
P5.2/XT2IN	2	P5.2 (I/O)	I: 0; O: 1	0	Х	Х	
		XT2IN crystal mode (2)	Х	1	Х	0	
		XT2IN bypass mode (2)	X	1	Х	1	
P5.3/XT2OUT	3	P5.3 (I/O)	I: 0; O: 1	0	0	Х	
		XT2OUT crystal mode (3)	Х	1	Х	0	
		P5.3 (I/O) ⁽³⁾	Х	1	0	1	


⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.



6.10.7.1 Port P5, P5.4 and P5.5 Input/Output With Schmitt Trigger








Table 6-52. Port P5 (P5.4 and P5.5) Pin Functions

DINI NIAME (DE)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.4	P5SEL.5	XT1BYPASS	
P5.4/XIN	4	P5.4 (I/O)	I: 0; O: 1	0	Х	Х	
		XIN crystal mode ⁽²⁾	Х	1	Х	0	
		XIN bypass mode ⁽²⁾	Х	1	Х	1	
P5.5/XOUT	5	P5.5 (I/O)	I: 0; O: 1	0	0	Х	
		XOUT crystal mode (3)	X	1	Х	0	
		P5.5 (I/O) ⁽³⁾	Х	1	0	1	

⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.4 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.5 can be used as general-purpose I/O.

6.10.8 Port P5, P5.6 to P5.7, Input/Output With Schmitt Trigger




Table 6-53. Port P5 (P5.6 to P5.7) Pin Functions

PIN NAME (P5.x)		FUNCTION	CONTROL BITS OR SIGNALS		
	X		P5DIR.x	P5SEL.x	
P5.6/TB0.0 ⁽¹⁾	6	P5.6 (I/O)	I: 0; O: 1	0	
		TB0.CCI0A	0	1	
		TB0.0	1	1	
P5.7/TB0.1 ⁽¹⁾	7	TB0.CCI1A	0	1	
		TB0.1	1	1	

⁽¹⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only.



6.10.9 Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger







Table 6-54. Port P6 (P6.0 to P6.7) Pin Functions

DIN NAME (DC ::)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS			
PIN NAME (P6.x)	Х		P6DIR.x	P6SEL.x	CBPD		
P6.0/CB0/(A0)	0	P6.0 (I/O)	I: 0; O: 1	0	0		
		A0 (only MSP430F552x)	X	1	Х		
		CB0 ⁽¹⁾	X	Х	1		
P6.1/CB1/(A1)	1	P6.1 (I/O)	I: 0; O: 1	0	0		
		A1 (only MSP430F552x)	X	1	Х		
		CB1 ⁽¹⁾	X	Х	1		
P6.2/CB2/(A2)	2	P6.2 (I/O)	I: 0; O: 1	0	0		
		A2 (only MSP430F552x)	X	1	Х		
		CB2 ⁽¹⁾	Х	Х	1		
P6.3/CB3/(A3)	3	P6.3 (I/O)	I: 0; O: 1	0	0		
		A3 (only MSP430F552x)	X	1	Х		
		CB3 ⁽¹⁾	X	Х	1		
P6.4/CB4/(A4)	4	P6.4 (I/O)	I: 0; O: 1	0	0		
		A4 (only MSP430F552x)	X	1	Х		
		CB4 ⁽¹⁾	X	X	1		
P6.5/CB5/(A5)	5	P6.5 (I/O)	I: 0; O: 1	0	0		
		A5 (only MSP430F552x)	X	1	Х		
		CB5 ⁽¹⁾	X	Х	1		
P6.6/CB6/(A6)	6	P6.6 (I/O)	I: 0; O: 1	0	0		
		A6 (only MSP430F552x)	Х	1	Х		
		CB6 ⁽¹⁾	X	Х	1		
P6.7/CB7/(A7)	7	P6.7 (I/O)	I: 0; O: 1	0	0		
		A7 (only MSP430F552x)	Х	1	Х		
		CB7 ⁽¹⁾	Х	Х	1		

⁽¹⁾ Setting the CBPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.



6.10.10 Port P7, P7.0 to P7.3, Input/Output With Schmitt Trigger



MSP430F5522 MSP430F5521 MSP430F5519 MSP430F5517 MSP430F5515 MSP430F5514 MSP430F5513



Table 6-55. Port P7 (P7.0 to P7.3) Pin Functions

PIN NAME (P7.x) x		FUNCTION	CONTR	CONTROL BITS OR SIGNALS			
	X	FUNCTION	P7DIR.x	P7SEL.x	CBPD		
P7.0/CB8/(A12)	0	P7.0 (I/O) ⁽¹⁾	I: 0; O: 1	0	0		
		A12 ⁽²⁾	Х	1	Х		
		CB8 ⁽³⁾ (1)	X	X	1		
P7.1/CB9/(A13)	1	P7.1 (I/O) ⁽¹⁾	I: 0; O: 1	0	0		
		A13 ⁽²⁾	X	1	X		
		CB9 ⁽³⁾ (1)	Х	Х	1		
P7.2/CB10/(A14)	2	P7.2 (I/O) ⁽¹⁾	I: 0; O: 1	0	0		
		A14 ⁽²⁾	Х	1	Х		
		CB10 ⁽³⁾ (1)	Х	Х	1		
P7.3/CB11/(A15)	3	P7.3 (I/O) ⁽¹⁾	I: 0; O: 1	0	0		
		A15 ⁽²⁾	Х	1	Х		
		CB11 ⁽³⁾ (1)	Х	Х	1		

⁽¹⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only

⁽²⁾ F5529, F5527, F5525, F5521 devices only

⁽³⁾ Setting the CBPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.



6.10.11 Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger




Table 6-56. Port P7 (P7.4 to P7.7) Pin Functions

DIN NAME (D7 v)	x	x FUNCTION	CONTROL BITS	S OR SIGNALS
PIN NAME (P7.x)		FUNCTION	P7DIR.x	P7SEL.x
P7.4/TB0.2 ⁽¹⁾	4	P7.4 (I/O)	I: 0; O: 1	0
		TB0.CCI2A	0	1
		TB0.2	1	1
P7.5/TB0.3 ⁽¹⁾	5	P7.5 (I/O)	I: 0; O: 1	0
		TB0.CCI3A	0	1
		TB0.3	1	1
P7.6/TB0.4 ⁽¹⁾	6	P7.6 (I/O)	I: 0; O: 1	0
		TB0.CCI4A	0	1
		TB0.4	1	1
P7.7/TB0CLK/MCLK ⁽¹⁾	7	P7.7 (I/O)	I: 0; O: 1	0
		TB0CLK	0	1
		MCLK	1	1

⁽¹⁾ F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only

6.10.12 Port P8, P8.0 to P8.2, Input/Output With Schmitt Trigger




Table 6-57. Port P8 (P8.0 to P8.2) Pin Functions

PIN NAME (P8.x)		FUNCTION	CONTROL BITS OR SIGNALS			
PIN NAME (Po.X)	×	FUNCTION	P8DIR.x	P8SEL.x		
P8.0 ⁽¹⁾	0	P8.0(I/O)	I: 0; O: 1	0		
P8.1 ⁽¹⁾	1	P8.1(I/O)	I: 0; O: 1	0		
P8.2 ⁽¹⁾	2	P8.2(I/O)	I: 0; O: 1	0		

(1) F5529, F5527, F5525, F5521, F5519, F5517, F5515 devices only



6.10.13 Port PU.0/DP, PU.1/DM, PUR USB Ports






Table 6-58. Port PU.0/DP, PU.1/DM Output Functions⁽¹⁾

	CONTR	OL BITS		PIN NAME			
PUSEL	PUOPE	PUOUT1	PUOUT0	PU.1/DM	PU.0/DP		
0	0	X	X	Output disabled	Output disabled		
0	1	0	0	Output low	Output low		
0	1	0	1	Output low	Output high		
0	1	1	0	Output high	Output low		
0	1	1	1	Output high	Output high		
1	Х	X	Х	DM ⁽²⁾	DP ⁽²⁾		

⁽¹⁾ PU.1/DM and PU.0/DP inputs and outputs are supplied from VUSB. VUSB can be generated by the device using the integrated 3.3-V LDO when enabled. VUSB can also be supplied externally when the 3.3-V LDO is not being used and is disabled.

Table 6-59. Port PU.0/DP, PU.1/DM Input Functions (1)

CONTR	OL BITS	PIN N	IAME
PUSEL	PUIPE	PU.1/DM	PU.0/DP
0	0	Input disabled	Input disabled
0	1	Input enabled	Input enabled
1	X	DM input	DP input

⁽¹⁾ PU.1/DM and PU.0/DP inputs and outputs are supplied from VUSB. VUSB can be generated by the device using the integrated 3.3-V LDO when enabled. VUSB can also be supplied externally when the 3.3-V LDO is not being used and is disabled.


Table 6-60. Port PUR Input Functions

CONTR	OL BITS	FUNCTION
PUSEL	PUREN	FUNCTION
0	0	Input disabled Pullup disabled
0	1	Input disabled Pullup enabled
1	0	Input enabled Pullup disabled
1	1	Input enabled Pullup enabled

⁽²⁾ Output state set by the USB module.



6.10.14 Port J, J.0 JTAG Pin TDO, Input/Output With Schmitt Trigger or Output



6.10.15 Port J, J.1 to J.3 JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output






Table 6-61. Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)	x	FUNCTION	CONTROL BITS/ SIGNALS ⁽¹⁾
			PJDIR.x
PJ.0/TDO	0	PJ.0 (I/O) ⁽²⁾	I: 0; O: 1
		TDO ⁽³⁾	X
PJ.1/TDI/TCLK	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1
		TDI/TCLK ⁽³⁾ (4)	X
PJ.2/TMS	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1
		TMS ⁽³⁾ (4)	Х
PJ.3/TCK	3	PJ.3 (I/O) ⁽²⁾	I: 0; O: 1
		TCK ⁽³⁾ (4)	X

X = Don't care

Default condition

The pin direction is controlled by the JTAG module.

In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.



6.11 Device Descriptors (TLV)

Table 6-62 and Table 6-63 list the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 6-62. MSP430F552x Device Descriptor Table (1)

	DECODIFICAL	4000500	SIZE				VA	LUE			
	DESCRIPTION	ADDRESS	(bytes)	F5529	F5528	F5527	F5526	F5525	F5524	F5522	F5521
Info Block	Info length	01A00h	1	06h							
	CRC length	01A01h	1	06h							
	CRC value	01A02h	2	per unit							
	Device ID	01A04h	1	55h							
	Device ID	01A05h	1	29h	28h	27h	26h	25h	24h	22h	21h
	Hardware revision	01A06h	1	per unit							
	Firmware revision	01A07h	1	per unit							
Die Record	Die Record Tag	01A08h	1	08h							
	Die Record length	01A09h	1	0Ah							
	Lot/Wafer ID	01A0Ah	4	per unit							
	Die X position	01A0Eh	2	per unit							
	Die Y position	01A10h	2	per unit							
	Test results	01A12h	2	per unit							
ADC12	ADC12 Calibration Tag	01A14h	1	11h							
Calibration	ADC12 Calibration length	01A15h	1	10h							
	ADC Gain Factor	01A16h	2	per unit							
	ADC Offset	01A18h	2	per unit							
	ADC 1.5-V Reference Temp. Sensor 30°C	01A1Ah	2	per unit							
	ADC 1.5-V Reference Temp. Sensor 85°C	01A1Ch	2	per unit							
	ADC 2.0-V Reference Temp. Sensor 30°C	01A1Eh	2	per unit							
	ADC 2.0-V Reference Temp. Sensor 85°C	01A20h	2	per unit							
	ADC 2.5-V Reference Temp. Sensor 30°C	01A22h	2	per unit							
	ADC 2.5-V Reference Temp. Sensor 85°C	01A24h	2	per unit							
REF	REF Calibration Tag	01A26h	1	12h							
Calibration	REF Calibration length	01A27h	1	06h							
	REF 1.5-V Reference Factor	01A28h	2	per unit							
	REF 2.0-V Reference Factor	01A2Ah	2	per unit							
	REF 2.5-V Reference Factor	01A2Ch	2	per unit							
Peripheral	Peripheral Descriptor Tag	01A2Eh	1	02h							
Descriptor	Peripheral Descriptor Length	01A2Fh	1	63h	61h	65h	63h	63h	61h	61h	64h
	Memory 1		2	08h 8Ah							
	Memory 2		2	0Ch 86h							
	Memory 3		2	0Eh 2Ah							
	Memory 4		2	12h 2Eh	12h 2Eh	12h 2Dh	12h 2Dh	12h 2Ch	12h 2Ch	12h 2Eh	12h 2Dh
	Memory 5		2	22h 96h	22h 96h	2Ah 22h	2Ah 22h	22h 94h	22h 94h	40h 92h	2Ah 40h

⁽¹⁾ NA = Not applicable, blank = unused and reads FFh.



Table 6-62. MSP430F552x Device Descriptor Table⁽¹⁾ (continued)

DESCRIPTION APPRESS SIZE VALUE										
DESCRIPTION	ADDRESS	(bytes)	F5529	F5528	F5527	F5526	F5525	F5524	F5522	F5521
Memory 6		1/2	N/A	N/A	95h 92h	95h 92h	N/A	N/A	N/A	92h
delimiter		1	00h							
Peripheral count		1	21h	20h	21h	20h	21h	20h	20h	21h
MSP430CPUXV2		2	00h 23h							
JTAG		2	00h 09h							
SBW		2	00h 0Fh							
EEM-L		2	00h 05h							
TI BSL		2	00h FCh							
SFR		2	10h 41h							
PMM		2	02h 30h							
FCTL		2	02h 38h							
CRC16		2	01h 3Ch							
CRC16_RB		2	00h 3Dh							
RAMCTL		2	00h 44h							
WDT_A		2	00h 40h							
UCS		2	01h 48h							
SYS		2	02h 42h							
REF		2	03h A0h							
Port Mapping		2	01h 10h							
Port 1/2		2	04h 51h							
Port 3/4		2	02h 52h							
Port 5/6		2	02h 53h							
Port 7/8		2	02h 54h	N/A	02h 54h	N/A	02h 54h	N/A	N/A	02h 54h
JTAG		2	0Ch 5Fh	0Eh 5Fh	0Ch 5Fh	0Eh 5Fh	0Ch 5Fh	0Eh 5Fh	0Eh 5Fh	0Ch 5Fh
TA0		2	02h 62h							
TA1		2	04h 61h							
TB0		2	04h 67h							
TA2		2	04h 61h							
RTC		2	0Ah 68h							
MPY32		2	02h 85h							
DMA-3		2	04h 47h							



Table 6-62. MSP430F552x Device Descriptor Table⁽¹⁾ (continued)

	DECORIDATION	ADDRESS	SIZE				VA	LUE			
	DESCRIPTION	ADDRESS	(bytes)	F5529	F5528	F5527	F5526	F5525	F5524	F5522	F5521
	USCI_A/B		2	0Ch 90h							
	USCI_A/B		2	04h 90h							
	ADC12_A		2	10h D1h							
	COMP_B		2	1Ch A8h							
	USB		2	04h 98h							
Interrupts	COMP_B		1	A8h							
	TB0.CCIFG0		1	64h							
	TB0.CCIFG16		1	65h							
	WDTIFG		1	40h							
	USCI_A0		1	90h							
	USCI_B0		1	91h							
	ADC12_A		1	D0h							
	TA0.CCIFG0		1	60h							
	TA0.CCIFG14		1	61h							
	USB		1	98h							
	DMA		1	46h							
	TA1.CCIFG0		1	62h							
	TA1.CCIFG12		1	63h							
	P1		1	50h							
	USCI_A1		1	92h							
	USCI_B1		1	93h							
	TA1.CCIFG0		1	66h							
	TA1.CCIFG12		1	67h							
	P2		1	51h							
	RTC_A		1	68h							
	delimiter		1	00h							

Table 6-63. MSP430F551x Device Descriptor Table (1)

	DECODIDEION	4000000	SIZE			VALUE		
	DESCRIPTION	ADDRESS	(bytes)	F5519	F5517	F5515	F5514	F5513
Info Block	Info length	01A00h	1	55h	55h	55h	55h	55h
	CRC length	01A01h	1	19h	17h	15h	14h	13h
	CRC value	01A02h	2	per unit				
	Device ID	01A04h	1	22h	21h	55h	55h	20h
	Device ID	01A05h	1	80h	80h	15h	14h	80h
	Hardware revision	01A06h	1	per unit				
	Firmware revision	01A07h	1	per unit				
Die Record	Die Record Tag	01A08h	1	08h	08h	08h	08h	08h
	Die Record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	0Ah
	Lot/Wafer ID	01A0Ah	4	per unit				
	Die X position	01A0Eh	2	per unit				
	Die Y position	01A10h	2	per unit				
	Test results	01A12h	2	per unit				
ADC12 Calibration	ADC12 Calibration Tag	01A14h	1	05h	05h	11h	11h	05h
	ADC12 Calibration length	01A15h	1	10h	10h	10h	10h	10h
	ADC Gain Factor	01A16h	2	blank	blank	blank	blank	blank

⁽¹⁾ NA = Not applicable, blank = unused and reads FFh.



Table 6-63. MSP430F551x Device Descriptor Table⁽¹⁾ (continued)

	Table 6 66: III	51 4001 0017	DOVIDO	ce Descriptor Table (continued)					
	DESCRIPTION	ADDRESS	SIZE			VALUE			
	DECORAL FICK	ADDICEGO	(bytes)	F5519	F5517	F5515	F5514	F5513	
	ADC Offset	01A18h	2	blank	blank	blank	blank	blank	
	ADC 1.5-V Reference Temp. Sensor 30°C	01A1Ah	2	blank	blank	blank	blank	blank	
	ADC 1.5-V Reference Temp. Sensor 85°C	01A1Ch	2	blank	blank	blank	blank	blank	
	ADC 2.0-V Reference Temp. Sensor 30°C	01A1Eh	2	blank	blank	blank	blank	blank	
	ADC 2.0-V Reference Temp. Sensor 85°C	01A20h	2	blank	blank	blank	blank	blank	
	ADC 2.5-V Reference Temp. Sensor 30°C	01A22h	2	blank	blank	blank	blank	blank	
	ADC 2.5-V Reference Temp. Sensor 85°C	01A24h	2	blank	blank	blank	blank	blank	
REF Calibration	REF Calibration Tag	01A26h	1	12h	12h	12h	12h	12h	
KEI Calibration	REF Calibration length	01A27h	1	06h	06h	06h	06h	06h	
	REF 1.5-V Reference Factor	01A28h	2	per unit	per unit	per unit	per unit	per unit	
	REF 2.0-V Reference Factor	01A2Ah	2	per unit	per unit	per unit	per unit	per unit	
	REF 2.5-V Reference Factor	01A2Ch	2	per unit	per unit	per unit	per unit	per unit	
Peripheral	Peripheral Descriptor Tag	01A2Eh	1	02h	02h	02h	02h	02h	
Descriptor	Peripheral Descriptor Length	01A2Fh	1	61h	63h	61h	5Fh	5Fh	
	Memory 1		2	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	
	Memory 2		2	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	
	Memory 3		2	0Eh 2Ah	0Eh 2Ah	0Eh 2Ah	0Eh 2Ah	0Eh 2Ah	
	Memory 4		2	12h 2Eh	12h 2Dh	12h 2Ch	12h 2Ch	12h 2Ch	
	Memory 5		2	22h 96h	2Ah 22h	22h 94h	22h 94h	40h 92h	
	Memory 6		1/2	N/A	95h 92h	N/A	N/A	N/A	
	delimiter		1	00h	00h	00h	00h	00h	
	Peripheral count		1	20h	20h	20h	1Fh	1Fh	
	MSP430CPUXV2		2	00h 23h	00h 23h	00h 23h	00h 23h	00h 23h	
	JTAG		2	00h 09h	00h 09h	00h 09h	00h 09h	00h 09h	
	SBW		2	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh	
	EEM-L		2	00h 05h	00h 05h	00h 05h	00h 05h	00h 05h	
	TI BSL		2	00h FCh	00h FCh	00h FCh	00h FCh	00h FCh	
	SFR		2	10h 41h	10h 41h	10h 41h	10h 41h	10h 41h	
	РММ		2	02h 30h	02h 30h	02h 30h	02h 30h	02h 30h	
	FCTL		2	02h 38h	02h 38h	02h 38h	02h 38h	02h 38h	
	CRC16		2	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch	
	CRC16_RB		2	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh	
	RAMCTL		2	00h 44h	00h 44h	00h 44h	00h 44h	00h 44h	



Table 6-63. MSP430F551x Device Descriptor Table⁽¹⁾ (continued)

	1		(communication)							
	DESCRIPTION	ADDRESS	SIZE (bytes)	FEE40	FEE47	VALUE	F554.4	F5542		
			(bytes)	F5519	F5517	F5515	F5514	F5513		
	WDT_A		2	00h 40h	00h 40h	00h 40h	00h 40h	00h 40h		
	UCS		2	01h 48h	01h 48h	01h 48h	01h 48h	01h 48h		
	SYS		2	02h 42h	02h 42h	02h 42h	02h 42h	02h 42h		
	REF		2	03h A0h	03h A0h	03h A0h	03h A0h	03h A0h		
	Port Mapping		2	01h 10h	01h 10h	01h 10h	01h 10h	01h 10h		
	Port 1/2		2	04h 51h	04h 51h	04h 51h	04h 51h	04h 51h		
	Port 3/4		2	02h 52h	02h 52h	02h 52h	02h 52h	02h 52h		
	Port 5/6		2	02h 53h	02h 53h	02h 53h	02h 53h	02h 53h		
	Port 7/8		2	02h 54h	02h 54h	02h 54h	N/A	N/A		
	JTAG		2	0Ch 5Fh	0Ch 5Fh	0Ch 5Fh	0Eh 5Fh	0Eh 5Fh		
	TA0		2	02h 62h	02h 62h	02h 62h	02h 62h	02h 62h		
	TA1		2	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h		
	ТВ0		2	04h 67h	04h 67h	04h 67h	04h 67h	04h 67h		
	TA2		2	04h 61h	04h 61h	04h 61h	04h 61h	04h 61h		
	RTC		2	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h		
	MPY32		2	02h 85h	02h 85h	02h 85h	02h 85h	02h 85h		
	DMA-3		2	04h 47h	04h 47h	04h 47h	04h 47h	04h 47h		
	USCI_A/B		2	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h		
	USCI_A/B		2	04h 90h	04h 90h	04h 90h	04h 90h	04h 90h		
	ADC12_A		2	N/A	N/A	N/A	N/A	N/A		
	COMP_B		2	2Ch A8h	2Ch A8h	2Ch A8h	2Ch A8h	2Ch A8h		
	USB		2	04h 98h	04h 98h	04h 98h	04h 98h	04h 98h		
Interrupts	COMP_B		1	A8h	A8h	A8h	A8h	A8h		
	TB0.CCIFG0		1	64h	64h	64h	64h	64h		
	TB0.CCIFG16		1	65h	65h	65h	65h	65h		
	WDTIFG		1	40h	40h	40h	40h	40h		
	USCI_A0		1	90h	90h	90h	90h	90h		
	USCI_B0		1	91h	91h	91h	91h	91h		
	ADC12_A		1	01h	01h	01h	01h	01h		
	TA0.CCIFG0		1	60h	60h	60h	60h	60h		
	TA0.CCIFG14		1	61h	61h	61h	61h	61h		
	USB		1	98h	98h	98h	98h	98h		
	DMA		1	46h	46h	46h	46h	46h		
	TA1.CCIFG0		1	62h	62h	62h	62h	62h		
	TA1.CCIFG12		1	63h	63h	63h	63h	63h		
	P1	+	1	50h	50h	50h	50h	50h		

SLAS590M -MARCH 2009-REVISED NOVEMBER 2015

www.ti.com

Table 6-63. MSP430F551x Device Descriptor Table⁽¹⁾ (continued)

DESCRIPTION	ADDRESS	SIZE	VALUE						
DESCRIPTION		(bytes)	F5519	F5517	F5515	F5514	F5513		
USCI_A1		1	92h	92h	92h	92h	92h		
USCI_B1		1	93h	93h	93h	93h	93h		
TA1.CCIFG0		1	66h	66h	66h	66h	66h		
TA1.CCIFG12		1	67h	67h	67h	67h	67h		
P2		1	51h	51h	51h	51h	51h		
RTC_A		1	68h	68h	68h	68h	68h		
delimiter		1	00h	00h	00h	00h	00h		



7 Device and Documentation Support

7.1 Device Support

7.1.1 Getting Started and Next Steps

For an introduction to the MSP430[™] family of devices and the tools and libraries that are available to help with your development, visit the Getting Started page.

7.1.2 Development Tools Support

All MSP microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at MSP Tools.

7.1.2.1 Hardware Features

See the Code Composer Studio for MSP430 User's Guide (SLAU157) for details on the available features.

MSP430 ARCHITECTURE	4-WIRE JTAG	2-WIRE JTAG	BREAK- POINTS (N)	RANGE BREAK- POINTS	CLOCK CONTROL	STATE SEQUENCER	TRACE BUFFER	LPMx.5 DEBUGGING SUPPORT
MSP430Xv2	Yes	Yes	8	Yes	Yes	Yes	Yes	No

7.1.2.2 Recommended Hardware Options

7.1.2.2.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages.

PACKAGE	TARGET BOARD AND PROGRAMMER BUNDLE	TARGET BOARD ONLY
64-pin VQFN (RGC)	MSP-FET430U64USB	MSP-TS430RGC64USB
80-pin LQFP (PN)	MSP-FET430U80USB	MSP-TS430PN80USB

7.1.2.2.2 Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See MSP Tools for details.

7.1.2.2.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third party suppliers. See the full list of available tools at MSP Tools.

7.1.2.2.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

PART NUMBER	PC PORT	FEATURES	PROVIDER
MSP-GANG	Serial and USB	Program up to eight devices at a time. Works with PC or as a standalone package.	Texas Instruments



7.1.2.3 Recommended Software Options

7.1.2.3.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open source solutions are also available.

This device is supported by Code Composer Studio™ IDE (CCS).

7.1.2.3.2 MSPWare

MSPWare is a collection of code examples, data sheets, and other design resources for all MSP devices delivered in a convenient package. In addition to providing a complete collection of existing MSP design resources, MSPWare also includes a high-level API called MSP Driver Library. This library makes it easy to program MSP hardware. MSPWare is available as a component of CCS or as a stand-alone package.

7.1.2.3.3 TI-RTOS

TI-RTOS is an advanced real-time operating system for the MSP microcontrollers. It features preemptive deterministic multi-tasking, hardware abstraction, memory management, and real-time analysis. TI-RTOS is available free of charge and is provided with full source code.

7.1.2.3.4 MSP430 USB Developer's Package

MSP430 USB Developer's Package is an easy-to-use USB stack implementation for the MSP microcontrollers.

7.1.2.3.5 Command-Line Programmer

MSP Flasher is an open-source, shell-based interface for programming MSP microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 Flash without the need for an IDE.

7.1.3 Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430F5438A). TI recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS – Experimental device that is not necessarily representative of the electrical specifications for the final device

PMS – Final silicon die that conforms to the electrical specifications for the device but has not completed quality and reliability verification

MSP - Fully qualified production device

Support tool development evolutionary flow:

MSPX - Development-support product that has not yet completed TI's internal qualification testing.

MSP – Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."



MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). Figure 7-1 provides a legend for reading the complete device name for any family member.




Figure 7-1. Device Nomenclature



7.2 Documentation Support

The following documents describe the MSP430F552x and MSP430F551x devices. Copies of these documents are available on the Internet at www.ti.com.

documents a	ire available on the internet at www.ti.com.
SLAU208	MSP430x5xx and MSP430x6xx Family User's Guide. Detailed information on the modules and peripherals available in this device family.
SLAZ314	MSP430F5529 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ313	MSP430F5528 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ312	MSP430F5527 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ311	MSP430F5526 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ310	MSP430F5525 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ309	MSP430F5524 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ308	MSP430F5522 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ307	MSP430F5521 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ306	MSP430F5519 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ305	MSP430F5517 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ304	MSP430F5515 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ303	MSP430F5514 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.

MSP430F5513 Device Erratasheet. Describes the known exceptions to the functional

SLAZ302

specifications for all silicon revisions of the device.



7.3 Related Links

Table 7-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MSP430F5529	Click here	Click here	Click here	Click here	Click here
MSP430F5528	Click here	Click here	Click here	Click here	Click here
MSP430F5527	Click here	Click here	Click here	Click here	Click here
MSP430F5526	Click here	Click here	Click here	Click here	Click here
MSP430F5525	Click here	Click here	Click here	Click here	Click here
MSP430F5524	Click here	Click here	Click here	Click here	Click here
MSP430F5522	Click here	Click here	Click here	Click here	Click here
MSP430F5521	Click here	Click here	Click here	Click here	Click here
MSP430F5519	Click here	Click here	Click here	Click here	Click here
MSP430F5517	Click here	Click here	Click here	Click here	Click here
MSP430F5515	Click here	Click here	Click here	Click here	Click here
MSP430F5514	Click here	Click here	Click here	Click here	Click here
MSP430F5513	Click here	Click here	Click here	Click here	Click here

7.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.5 Trademarks

MSP430, MicroStar Junior, Code Composer Studio, E2E are trademarks of Texas Instruments.

7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



SLAS590M - MARCH 2009 - REVISED NOVEMBER 2015

www.ti.com

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ASP00886IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
ASP00886IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430A132IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5528	Samples
MSP430A133IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5526	Samples
MSP430A134IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430A145IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430A147IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5513IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5513	Samples
MSP430F5513IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5513	Samples
MSP430F5513IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5513	Samples
MSP430F5514IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5514IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5514IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5514IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5514	Samples
MSP430F5515IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5515	Samples





www.ti.com

15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F5515IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5515	Samples
MSP430F5517IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5517	Samples
MSP430F5517IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5517	Samples
MSP430F5519IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5519	Samples
MSP430F5519IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5519	Samples
MSP430F5521IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5521	Samples
MSP430F5521IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5521	Samples
MSP430F5522IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5522IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5522IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5522IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5522	Samples
MSP430F5524IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430F5524IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430F5524IYFFR	ACTIVE	DSBGA	YFF	64	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430F5524	Samples
MSP430F5524IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples
MSP430F5524IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5524	Samples



15-Apr-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sampl
MSP430F5525IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5525	Samp
MSP430F5525IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5525	Samp
MSP430F5526IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5526	Samp
MSP430F5526IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5526	Samp
MSP430F5526IYFFR	ACTIVE	DSBGA	YFF	64	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		M430F5526	Samp
MSP430F5526IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5526	Samp
MSP430F5526IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5526	Sam
MSP430F5527IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5527	Sam
MSP430F5527IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5527	Sam
MSP430F5528IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5528	Sam
MSP430F5528IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-3-260C-168 HR	-40 to 85	M430F5528	Sam
MSP430F5528IYFFR	ACTIVE	DSBGA	YFF	64	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	M430F5528	Sam
MSP430F5528IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5528	Sam
MSP430F5528IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	M430F5528	Sam
MSP430F5529IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5529	Sam
MSP430F5529IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F5529	Sam



PACKAGE OPTION ADDENDUM

15-Apr-2017

(1) The marketing status values are defined as follows:

www.ti.com

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2016

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5513IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5513IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5514IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5514IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5515IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5517IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5519IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5521IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5522IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5522IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5524IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5524IYFFR	DSBGA	YFF	64	2500	330.0	12.4	3.86	3.86	0.69	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2016

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5524IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5525IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5526IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5526IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5526IYFFR	DSBGA	YFF	64	2500	330.0	12.4	3.86	3.86	0.69	8.0	12.0	Q2
MSP430F5526IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5527IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F5528IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.5	12.0	16.0	Q2
MSP430F5528IYFFR	DSBGA	YFF	64	2500	330.0	12.4	3.86	3.86	0.69	8.0	12.0	Q2
MSP430F5528IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5529IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2



^{*}All dimensions are nominal



PACKAGE MATERIALS INFORMATION

www.ti.com 18-Nov-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F5513IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5513IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	336.6	336.6	28.6
MSP430F5514IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5514IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	336.6	336.6	28.6
MSP430F5515IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5517IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5519IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5521IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5522IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5522IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	336.6	336.6	28.6
MSP430F5524IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5524IYFFR	DSBGA	YFF	64	2500	367.0	367.0	35.0
MSP430F5524IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	336.6	336.6	28.6
MSP430F5525IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5526IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5526IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5526IYFFR	DSBGA	YFF	64	2500	367.0	367.0	35.0
MSP430F5526IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	336.6	336.6	28.6
MSP430F5527IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F5528IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5528IYFFR	DSBGA	YFF	64	2500	367.0	367.0	35.0
MSP430F5528IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	336.6	336.6	28.6
MSP430F5529IPNR	LQFP	PN	80	1000	367.0	367.0	45.0

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

YFF (R-XBGA-N64)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



ZQE (S-PBGA-N80)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225
- D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.