

FPGA vs simulated output

