

1. Description

1.1. Project

Project Name	tempBoard
Board Name	STM32F4DISCOVERY
Generated with:	STM32CubeMX 6.2.1
Date	08/07/2021


1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VGTx
MCU Package	LQFP100
MCU Pin number	100

1.3. Core(s) information

Core(s)	ARM Cortex-M4

2. Pinout Configuration




3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
2	PE3	I/O	GPIO_EXTI3	Puls_DX
4	PE5	I/O	GPIO_EXTI5	Puls_OK
6	VBAT	Power		
7	PC13-ANTI_TAMP	I/O	GPIO_EXTI13	Puls_SX
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
16	PC1	I/O	ETH_MDC	
17	PC2	I/O	ADC1_IN12	
18	PC3	I/O	ADC1_IN13	
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
24	PA1	I/O	ETH_REF_CLK	
25	PA2	I/O	ETH_MDIO	
26	PA3	I/O	ADC1_IN3	
27	VSS	Power		
28	VDD	Power		
30	PA5	I/O	ADC1_IN5	
32	PA7	I/O	ETH_CRS_DV	
33	PC4	I/O	ETH_RXD0	
34	PC5	I/O	ETH_RXD1	
36	PB1	I/O	ADC1_IN9	
48	PB11	I/O	ETH_TX_EN	
49	VCAP_1	Power		
50	VDD	Power		
51	PB12	I/O	ETH_TXD0	
52	PB13	I/O	ETH_TXD1	
63	PC6 *	I/O	GPIO_Output	Reset_DISP
65	PC8 *	I/O	GPIO_Output	Buzzer
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
78	PC10	I/O	UART4_TX	
79	PC11	I/O	UART4_RX	
81	PD0 *	I/O	GPIO_Output	D4
83	PD2 *	I/O	GPIO_Output	D5
84	PD3 *	I/O	GPIO_Output	E
85	PD4 *	I/O	GPIO_Output	D6
86	PD5 *	I/O	GPIO_Output	RS
87	PD6 *	I/O	GPIO_Output	D7
94	воото	Boot		
98	PE1	I/O	GPIO_EXTI1	Puls_MENU
99	VSS	Power		
100	VDD	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	tempBoard
Project Folder	C:\Users\mames\Documents\progetti_stm32\tempBoard
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.21.0
Application Structure	Basic
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_UART4_Init	UART4
5	MX_TIM2_Init	TIM2
6	MX_LWIP_Init	LWIP
7	MX_ADC1_Init	ADC1

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VGTx
Datasheet	DS8626_Rev8

6.2. Parameter Selection

Temperature	25
Vdd	3.3

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

	T
Step	Step1
Mode	RUN
Vdd	3.3
Voltage Source	Battery
Range	Scale1-High
Fetch Type	RAM/FLASH/ART
CPU Frequency	168 MHz
Clock Configuration	HSE PLL
Clock Source Frequency	4 MHz
Peripherals	ADC1 ADC2 ADC3 ETH GPIOA GPIOB GPIOC GPIOD GPIOE GPIOH TIM1 UART4
Additional Cons.	0 mA
Average Current	52.77 mA
Duration	1 s
DMIPS	210.0
Та Мах	97.51
Category	In DS Table

6.5. Results

Sequence Time	1 s	Average Current	52.77 mA
Battery Life	2 days, 16 hours	Average DMIPS	210.0 DMIPS

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. ADC1 mode: IN3 mode: IN5 mode: IN9 mode: IN12 mode: IN13

7.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment

Scan Conversion Mode

Enabled *

Continuous Conversion Mode

Discontinuous Conversion Mode

Disabled

DMA Continuous Requests

Right alignment

Enabled *

Enabled *

Enabled *

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion 5 *

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel 12 *
Sampling Time 480 Cycles *

<u>Rank</u> **2** *

Channel 13 *
Sampling Time 480 Cycles *

<u>Rank</u> 3 *

Channel 3

Sampling Time 480 Cycles *

Rank 4 *

Channel 5 *
Sampling Time 480 Cycles *

<u>Rank</u> 5 *

Channel 9 *

Sampling Time 480 Cycles *

ADC_Injected_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. ETH

Mode: RMII

7.2.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

Auto Negotiation Enabled

General: Ethernet Configuration:

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 1

Ethernet Basic Configuration:

Rx Mode Polling Mode
TX IP Header Checksum Computation By hardware

7.2.2. Advanced Parameters:

External PHY Configuration:

PHY LAN8742A_PHY_ADDRESS

PHY Address Value 1

PHY Reset delay these values are based on a 1 ms

Systick interrupt

0x000000FF *

PHY Configuration delay

PHY Read TimeOut

Ox0000FFF *

PHY Write TimeOut

Ox0000FFF *

Common: External PHY Configuration:

Transceiver Basic Control Register 0x00 *

Transceiver Basic Status Register 0x01 *

PHY Reset 0x8000 *

Select loop-back mode 0x4000 *

Set the full-duplex mode at 100 Mb/s 0x2100 *

Set the half-duplex mode at 100 Mb/s 0x2000 *

Set the full-duplex mode at 10 Mb/s 0x0100 * Set the half-duplex mode at 10 Mb/s 0x0000 * Enable auto-negotiation function 0x1000 * Restart auto-negotiation function 0x0200 * Select the power down mode 0x0800 * Isolate PHY from MII 0x0400 * Auto-Negotiation process completed 0x0020 * Valid link established 0x0004 * Jabber condition detected 0x0002 *

Extended: External PHY Configuration:

PHY special control/status register Offset

PHY Speed mask

PHY Duplex mask

PHY Interrupt Source Flag register Offset

PHY Link down inturrupt

Ox000B *

7.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

7.3.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

7.4. SYS

Timebase Source: SysTick

7.5. TIM2

Clock Source: Internal Clock

7.5.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 8399 *

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 4999 *

Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx_EGR)

7.6. UART4

Mode: Asynchronous

7.6.1. Parameter Settings:

Basic Parameters:

Baud Rate 19200 *

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

7.7. LWIP

mode: Enabled

Advanced parameters are not listed except if modified by user.

7.7.1. General Settings:

LwIP Version:

LwIP Version (Version of LwIP supported by CubeMX ** CubeMX specific **) 2.0.3

IPv4 - DHCP Options:

LWIP_DHCP (DHCP Module) Enabled

RTOS Dependency:

WITH_RTOS (Use FREERTOS ** CubeMX specific **)

Disabled

Protocols Options:

 LWIP_ICMP (ICMP Module Activation)
 Enabled

 LWIP_IGMP (IGMP Module)
 Disabled

 LWIP_DNS (DNS Module)
 Disabled

 LWIP_UDP (UDP Module)
 Enabled

 MEMP_NUM_UDP_PCB (Number of UDP Connections)
 4

 LWIP_TCP (TCP Module)
 Enabled

 MEMP_NUM_TCP_PCB (Number of TCP Connections)
 5

7.7.2. Key Options:

Infrastructure - OS Awarness Option:

NO_SYS (OS Awarness)

OS Not Used

Infrastructure - Timers Options:

LWIP_TIMERS (Use Support For sys_timeout) Enabled

Infrastructure - Core Locking and MPU Options:

SYS_LIGHTWEIGHT_PROT (Memory Functions Protection)

Disabled

Infrastructure - Heap and Memory Pools Options:

MEM_SIZE (Heap Memory Size) 1600

Infrastructure - Internal Memory Pool Sizes:

MEMP_NUM_PBUF (Number of Memory Pool struct Pbufs)

MEMP_NUM_RAW_PCB (Number of Raw Protocol Control Blocks)

4
MEMP_NUM_TCP_PCB_LISTEN (Number of Listening TCP Connections)

8
MEMP_NUM_TCP_SEG (Number of TCP Segments simultaneously queued)

16
MEMP_NUM_LOCALHOSTLIST (Number of Host Entries in the Local Host List)

1

Pbuf Options:

PBUF_POOL_SIZE (Number of Buffers in the Pbuf Pool)

16
PBUF_POOL_BUFSIZE (Size of each pbuf in the pbuf pool)

592

IPv4 - ARP Options:

LWIP_ARP (ARP Functionality) Enabled

Callback - TCP Options:

TCP_TTL (Number of Time-To-Live Used by TCP Packets)

255

TCP_WND (TCP Receive Window Maximum Size)

2144

TCP_QUEUE_OOSEQ (Allow Out-Of-Order Incoming Packets)

TCP_MSS (Maximum Segment Size)

536

TCP_SND_BUF (TCP Sender Buffer Space)

1072

16

TCP_SND_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender) 9

Network Interfaces Options:

LWIP_NETIF_STATUS_CALLBACK (Callback Function on Interface Status Changes)

Disabled

LWIP_NETIF_LINK_CALLBACK (Callback Function on Interface Link Changes)

Disabled

NETIF - Loopback Interface Options:

LWIP_NETIF_LOOPBACK (NETIF Loopback)

Disabled

Thread Safe APIs - Socket Options:

LWIP_SOCKET (Socket API) Disabled

7.7.3. PPP:

PPP Options:

PPP_SUPPORT (PPP Module) Disabled

7.7.4. IPv6:

IPv6 Options:

LWIP_IPV6 (IPv6 Protocol) Disabled

7.7.5. HTTPD:

HTTPD Options:

LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **)

Enabled *

LWIP_HTTPD_SSI (HTTP Server Side Includes)

Enabled *

7.7.6. SNMP:

SNMP Options:

LWIP_SNMP (LwIP SNMP Agent) Disabled

7.7.7. SNTP:

SNTP Options:

LWIP_SNTP (LWIP SNTP Support ** CubeMX specific **)

Disabled

7.7.8. MDNS/TFTP:

MDNS Options:

LWIP_MDNS (Multicast DNS Support ** CubeMX specific **)

Disabled

TFTP Options:

LWIP_TFTP (TFTP Support ** CubeMX specific **)

Disabled

7.7.9. Perf/Checks:

Sanity Checks:

LWIP_DISABLE_TCP_SANITY_CHECKS (TCP Sanity Checks)

LWIP_DISABLE_MEMP_SANITY_CHECKS (MEMP Sanity Checks)

Disabled Disabled

Performance Options:

LWIP_PERF (Performace Testing for LwIP)

Disabled

7.7.10. Statistics:

Debug - Statistics Options:

LWIP_STATS (Statictics Collection)

Disabled

7.7.11. Checksum:

Infrastructure - Checksum Options:

CHECKSUM_BY_HARDWARE (Hardware Checksum ** CubeMX specific **)	Disabled
LWIP_CHECKSUM_CTRL_PER_NETIF (Generate/Check Checksum per Netif)	Disabled
CHECKSUM_GEN_IP (Generate Software Checksum for Outgoing IP Packets)	Disabled
CHECKSUM_GEN_UDP (Generate Software Checksum for Outgoing UDP Packets)	Disabled
CHECKSUM_GEN_TCP (Generate Software Checksum for Outgoing TCP Packets)	Disabled
CHECKSUM_GEN_ICMP (Generate Software Checksum for Outgoing ICMP Packets)	Disabled
CHECKSUM_GEN_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets)	Disabled
CHECKSUM_CHECK_IP (Generate Software Checksum for Incoming IP Packets)	Disabled
CHECKSUM_CHECK_UDP (Generate Software Checksum for Incoming UDP Packets)	Disabled
CHECKSUM_CHECK_TCP (Generate Software Checksum for Incoming TCP Packets)	Disabled
CHECKSUM_CHECK_ICMP (Generate Software Checksum for Incoming ICMP Packets)	Disabled
CHECKSUM_CHECK_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets)	Disabled

7.7.12. Debug:

LwIP Main Debugging Options:

LWIP_DBG_MIN_LEVEL (Minimum Level)

Mask *

LWIP_DBG_TYPES_ON (Only certain Debug Message Types)	Disabled *
* User modified value	

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC2	ADC1_IN12	Analog mode	No pull-up and no pull-down	n/a	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	PC3	ADC1_IN13	Analog mode	No pull-up and no pull-down	n/a	
	PA3	ADC1_IN3	Analog mode	No pull-up and no pull-down	n/a	
	PA5	ADC1_IN5	Analog mode	No pull-up and no pull-down	n/a	
	PB1	ADC1_IN9	Analog mode	No pull-up and no pull-down	n/a	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB12	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
RCC	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
UART4	PC10	UART4_TX	Alternate Function Push Pull	Pull-up	Very High	
	PC11	UART4_RX	Alternate Function Push Pull	Pull-up	Very High	
GPIO	PE3	GPIO_EXTI3	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	Puls_DX
	PE5	GPIO_EXTI5	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	Puls_OK

tempBoard Project Configuration Report

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PC13- ANTI_TAMP	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	Puls_SX
	PC6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Reset_DISP
	PC8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Buzzer
	PD0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	D4
	PD2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	D5
	PD3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Е
	PD4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	D6
	PD5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	RS
	PD6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	D7
	PE1	GPIO_EXTI1	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	Puls_MENU

8.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC1	DMA2_Stream0	Peripheral To Memory	Low

ADC1: DMA2_Stream0 DMA request Settings:

Mode: Circular *

Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Word *
Memory Data Width: Word *

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
EXTI line1 interrupt	true	0	0
EXTI line3 interrupt	true	0	0
EXTI line[9:5] interrupts	true	0	0
TIM2 global interrupt	true	0	0
EXTI line[15:10] interrupts	true	0	0
UART4 global interrupt	true	0	0
DMA2 stream0 global interrupt	true	0	0
Ethernet global interrupt	true	0	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1, ADC2 and ADC3 global interrupts	unused		
Ethernet wake-up interrupt through EXTI line 19	9 unused		
FPU global interrupt	unused		

8.3.2. NVIC Code generation


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	false	false
Hard fault interrupt	false	false	false
Memory management fault	false	false	false
Pre-fetch fault, memory access fault	false	false	false
Undefined instruction or illegal state	false	false	false
System service call via SWI instruction	false	true	false
Debug monitor	false	false	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
EXTI line1 interrupt	true	true	true

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
EXTI line3 interrupt	true	true	true
EXTI line[9:5] interrupts	true	true	true
TIM2 global interrupt	true	true	true
EXTI line[15:10] interrupts	true	true	true
UART4 global interrupt	true	true	true
DMA2 stream0 global interrupt	false	true	true
Ethernet global interrupt	false	true	true

^{*} User modified value

9. System Views

- 9.1. Category view
- 9.1.1. Current



10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00037051.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00031020.pdf

manual

Programming http://www.st.com/resource/en/programming_manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00037591.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application_note/DM00025071.pdf

Application note http://www.st.com/resource/en/application_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application_note/DM00050879.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application_note/DM00123028.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf http://www.st.com/resource/en/application_note/DM00154959.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00160482.pdf Application note http://www.st.com/resource/en/application_note/DM00213525.pdf http://www.st.com/resource/en/application_note/DM00220769.pdf Application note http://www.st.com/resource/en/application_note/DM00257177.pdf Application note http://www.st.com/resource/en/application note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00226326.pdf Application note http://www.st.com/resource/en/application note/DM00236305.pdf Application note http://www.st.com/resource/en/application note/DM00263732.pdf Application note http://www.st.com/resource/en/application_note/DM00281138.pdf Application note http://www.st.com/resource/en/application_note/DM00296349.pdf Application note http://www.st.com/resource/en/application_note/DM00327191.pdf Application note http://www.st.com/resource/en/application_note/DM00354244.pdf http://www.st.com/resource/en/application_note/DM00373474.pdf Application note http://www.st.com/resource/en/application_note/DM00315319.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00380469.pdf Application note http://www.st.com/resource/en/application_note/DM00395696.pdf Application note http://www.st.com/resource/en/application_note/DM00431633.pdf Application note http://www.st.com/resource/en/application_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00536349.pdf Application note http://www.st.com/resource/en/application note/DM00725181.pdf