Universidade de Brasília
Faculdade do Gama

Digital Integrated Circuit Design

Laboratory 4 – CMOS Layout

Goals

Complete the following tasks for the CMOS inverter designed in **Lab 2**:

1. **Layout Development**: Ensure you follow best design practices to minimize future errors.
2. **DRC and LVS Verification**: Perform Design Rule Checks (DRC) and Layout Versus Schematic (LVS) verification to ensure compliance with design specifications and consistency between the layout and schematic.
3. **Extraction and Post-Layout Simulation**: Conduct parasitic extraction and post-layout simulation to validate the actual performance of the designed circuit.

Task

Choose another gate (**NOR2** or **NAND2**) and repeat the activities. Send a report showing the layout, the DRC and LVS reports, and the results of the post-layout simulation. Write a short paragraph describing the results for each step of the flow.