
Bit

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/03/a/Bit.hdl
         // File coded by Jared Orange
        /**
 * 1-bit register:
 * If load[t] == 1 then out[t+1] = in[t]
 * else out does not change (out[t+1] = out[t])
  10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
         CHIP Bit {
                IN in, load;
               OUT out;
               //A bit is designated to store a bit of data.
// It stores this bit until another bit is stored.
Mux(a=outl, b=in, sel=load, out=in1);
DFF(in-in1, out=outl, out=out);
Hardware Simulator (2.5) - C:\Users\Jared Orange\Nand2Tetris\03\a\Bit.hdl
File View Run Help
                                                                                                                                      Format
                                                                                                                                  ∨ Decimal ∨ Script
                                                                                                         Program flow
                                                                                    Slow
                                                                                                Fast
  Chip Na... Bit (Clocked)
                                                                   Ti... 107
                                                                                                        tock,
                                                                                                       output;
 Input pins
                                                   Output pins
                                                                                                        set in 1,
                          Value
 Name
                                                    Name
                                                                            Value
                                                                                                      set load 0,
tick,
                                                                                                        output;
          load
                                                                                                       tock,
output;
                                                                                                       set in 1,
                                                                                                      set load 0,
tick,
                                                                                                        output;
                                                                                                       tock,
                                                                                                       output;
 HDL
                                                   Internal pins
                                                                                                       set in 1,
                                                                                                      set load 0,
tick,
// This file is part of www.nai // and the book "The Elements // by Nisan and Schocken, MIT : // File name: projects/03/a/Bi
                                                                            Value
                                                                                                        output;
                                                                                                       output;
  * 1-bit register:
* If load[t] == 1 then out[t+.
                                                                                                       set in 1.
                                                                                                      set load 0,
tick,
                                                                                                       output;
 CHIP Bit {
      IN in, load;
                                                                                                        <
                                                                                                                                                                                                        >
End of script - Comparison ended successfully
```


Register

```
* If load[t] == 1 then out[t+1] = in[t]
* else out does not change
          CHIP Register {
    IN in[16], load;
    OUT out[16];
  14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
                  // DOCUMENTATION //
                  // A Register is a storage device used to store values over time. A multi bit register // can be constructed from an array of w bit chips (In this case, we are building a 16 bit register // so we need 16 1 bit chips). The input pin carries the data from the numeric input and the load allows
                  // the array cell to be written in. The output pin carries out the current state of the array cell. // The read and write is very similar to the Bit.hdl
                  PARTS:
                  // Put your code here:
                  Bit(in=in[0], load = load, out = out[0]);
Bit(in=in[1], load = load, out = out[1]);
Bit(in=in[2], load = load, out = out[2]);
                  Bit(in=in[3], load = load, out = out[3]);
Bit(in=in[4], load = load, out = out[4]);
                 Bit(in=in[4], load = load, out = out[4]);
Bit(in=in[6], load = load, out = out[5]);
Bit(in=in[6], load = load, out = out[6]);
Bit(in=in[8], load = load, out = out[7]);
Bit(in=in[9], load = load, out = out[8]);
Bit(in=in[9], load = load, out = out[9]);
                  Bit(in=in[10], load = load, out = out[10]);
Bit(in=in[11], load = load, out = out[11]);
Bit(in=in[12], load = load, out = out[12]);
                  Bit(in=in[13], load = load, out = out[13]);
Bit(in=in[14], load = load, out = out[14]);
Bit(in=in[15], load = load, out = out[15]);
  40
  41
  42
43
44
Hardware Simulator (2.5) - C:\Users\Jared Orange\Nand2Tetris\03\a\Register.hdl
File View Run Help
                                                                                                                    Animate:
                                                                                                                                                    Format:
                                                                                                                                                ∨ Decimal ∨ Script
                                                                                                                    Program flow
                                                                                            Slow
                                                                                                          Fast
                                                                                                                 tick,
  Chip Na... Register (Clocked)
                                                                             Ti... 74
 Input pins
                                                        Output pins
                                                                                                                 tock.
                                                                                                                 output;
                            Value
                                                                                   Value
  Name
                                                        Name
                                                                                                                 set in %B1011111111111111,
        in[16]
                                               3276
                                                               out[16]
                                                                                                                 set load 0,
          load
                                                                                                                 output;
                                                                                                                 tock,
                                                                                                                 set load 1,
                                                                                                                 tick,
                                                                                                                 output;
                                                                                                                 tock.
                                                                                                                 output;
 HDL
                                                        Internal pins
                                                                                                                 set in %B0111111111111111.
// This file is part of www.nai // and the book "The Elements
                                                                                   Value
                                                        Name
                                                                                                                 set load 0,
                                                                                                                 tick,
 // by Nisan and Schocken, MIT
// File name: projects/03/a/Re
                                                                                                                 output;
                                                                                                                 output;
  * 16-bit register:
* If load[t] == 1 then out[t+
                                                                                                                 set load 1.
  * else out does not change
                                                                                                                 tick,
                                                                                                                 output;
 CHIP Register {
    IN in[16], load;
                                                                                                                 tock,
  <
                                                                                                                  <
End of script - Comparison ended successfully
```

```
* A 16-bit counter with load and reset control bits.
         (reset[t] == 1) out[t+1] = 0
* else if (load[t] == 1) out[t+1] = in[t]
  IN in[16],load,inc,reset;
  OUT out[16];
  // increment the output of the register
  Inc16(in = feedback, out = pc);
  // "Sequential chips always consist of a layer of DFFs sandwiched
  // between optional combinational logic layers"
  // The next 3 lines are a combinational logic layer to figure
  // out what gets fed to the register. Either the program counter,
  // the incremented pc, the input, or zeros on a reset
  Mux16(a = feedback, b = pc, sel = inc, out = w0);
  // the output from the register also needs to get fed back through
  // the combinational logic to get processed for the next clock cycle.
  Register(in = cout, load = true, out = out, out = feedback);
```



RAM8



RAM64

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// Pile name: projects/03/a/RAM64.hdl
// File name: projects/03/a/RAM64.hdl
// **

* Memory of 64 registers, each 16 bit—wide. Out holds the value
* * stored at the memory location specified by address. If load==1, then
* * the in value is loaded into the memory location specified by address

* (the loaded value will be emitted to out from the next time step onward).


//

* MIN in[16], load, address[6];
OUT out[16];

PARTS:
// RAM64 is an array of 8 RAM8 chips.
// RAM64 requires the use of 6 registers (2^6)
// Each RAM must be assigned a unique address (some integer between 0 and n-1) in order to be accessed
// Each input is loaded corresponding to its data value and the RAM's output will start emitting it
// In order to select the register specified by the address, we need a DMux8Way and Mux8Way16
// The DMux8Way and Mux8Way16 would be assigned the remaining 3 address.

// The DMux8Way would take in the 8 inputs simultaneously and the Mux8Way16 would be fed out the
// combinational logic circuit.

DMux8Way(in=load, sel = address[3..5], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
RAM8(in=in, load=load3, address=address[0..2], out=out1);
RAM8(in=in, load=load4, address=address[0..2], out=out5);
RAM8(in=in, load=load4, address=address[0..2], out=out5);
RAM8(in=in, load=load6, address=address[0..2], out=out5);
RAM8(in=in, load=load6, address=address[0..2], out=out5);
RAM8(in=in, load=load6, address=address[0..2], out=out5);
RAM8(in=in, load=load6, address=address[0..2], out=out7);
RAM8(in=in, load=load6, address=address[0..2], out=out6);
RAM8(in=in, load=load6, address=address[0..2], out=out7);
RAM8(in=in, load=load6, address=address[0..2], out=out7);
RAM8(in=in, load=load6, address=address[0..2], out=out7);
RAM8(in=in, load=load6, address=address[0..2], out=out8);
Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[3..5], out=out7);
Mux8Way16(a=out1, b
```




End of script - Comparison ended successfully

```
RAM512
             Memory of 512 registers, each 16 bit-wide. Out holds the value
          * stored at the memory location specified by address. If load==1, then
* the in value is loaded into the memory location specified by address
          * (the loaded value will be emitted to out from the next time step onward).
        CHIP RAM512 {
 16
17
                IN in[16], load, address[9];
               OUT out[16];
 18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
                PARTS:
                // Put your code here:
                            DOCUMENTATION
               // A RAM unit can only be built using smaller RAM parts. A RAM512 // is an array of 8 RAM64 chips (one below in size). RAM512 requires the use of 6 registers (2^6) // Each RAM must be assigned a unique address (some integer between 0 and n-1) in order to be accessed // Each input is loaded corresponding to its data value and the RAM's output will start emitting it
               // Lack input is loaded corresponding to its data wature and the Man's output will start emitting 
// In order to select the register specified by the address, we need a DMux8Way and Mux8Way16 
// The DMux8Way and Mux8Way16 would be assigned the remaining 2 address. 
// The DMux8Way would take in the 8 inputs simultaneously and the Mux8Way16 would be fed out the 
// combinational logic circuit.
                DMux8Way(in=load, gel=address[6..8], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, q=load7, h=load8);
               RAM64(in=in, load=load1, address=address[0..5], out=out1);
RAM64(in=in, load=load2, address=address[0..5], out=out2);
RAM64(in=in, load=load3, address=address[0..5], out=out3);
                RAM64(in=in, load=load4, address=address[0..5], out=out4);
                RAM64(in=in, load=load5, address=address[0..5], out=out5);
               RAM64(in=in, load=load6, address=address[0..5], out=out6);
RAM64(in=in, load=load7, address=address[0..5], out=out7);
RAM64(in=in, load=load8, address=address[0..5], out=out8);
  40
41
                Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[6..8], out=out);
Hardware Simulator (2.5) - C:\Users\Jared Orange\Nand2Tetris\03\b\RAM512.hdl
File View Run Help
                                                        (
                                                                                                          Program flow


∨ Decimal ∨ Script

                                                                                    Slow
                                                                                                 Fast
                                                                                                       set address %B111101010,
  Chip Na... RAM512 (Clocked)
                                                                      Ti... 81
                                                                                                       set in %B010101010101010101,
                                                   Output pins
 Input pins
                                                                                                       output,
                         Value
                                                    Name
                                                                            Value
 Name
                                                                                                       output;
                                          21845
                                                                                             21845
       in[16]
                                                         out[16]
                                                                                                       set load 0.
                                                                                                       set address %B000101010,
   address[9]
                                              49
                                                                                                       tick,
                                                                                                       output;
```



End of script - Comparison ended successfully

RAM4K



End of script - Comparison ended successfully

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
   by Nisan and Schocken, MIT Press.
   File name: projects/03/b/RAM4K.hdl
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then
 ^{\star} the in value is loaded into the memory location specified by address
CHIP RAM4K {
     OUT out[16];
     PARTS:
     // A RAM4K is an array of 8 RAM512 chips.
// RAM4K requires the use of 12 registers (2^12)
     // Each RAM must be assigned a unique address (some integer between 0 and n-1) in order to be accessed
// Each input is loaded corresponding to its data value and the RAM's output will start emitting it
     // In order to select the register specified by the address, we need a DMux4Way and Mux4Way16
// The DMux8Way and Mux8Way16 would be assigned the remaining 3 address.
     // The DMux8Way would take in the 8 inputs simultaneously and the Mux8Way16 would be fed out the
     // combinational logic circuit.
     DMux8Way(in=load, sel=address[9..11], a=load1, b=load2, c=load3, d=load4, e=load5, f=load6, g=load7, h=load8);
RAM512(in=in, load=load1, address=address[0..8], out=out1);
RAM512(in=in, load=load2, address=address[0..8], out=out2);
     RAM512(in=in, load=load3, address=address[0..8], out=out3);
     RAM512(in=in, load=load4, address=address[0..8], out=out4);
     RAM512(in=in, load=load5, address=address[0..8], out=out5);
     RAM512(in=in, load=load6, address=address[0..8], out=out6);
     RAM512(in=in, load=load7, address=address[0..8], out=out7);
     RAM512(in=in, load=load8, address=address[0..8], out=out8);
Mux8Way16(a=out1, b=out2, c=out3, d=out4, e=out5, f=out6, g=out7, h=out8, sel=address[9..11], out=out);
```

RAM16K


```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM16K.hdl
// File coded by Jared Orange
 * Memory of 16K registers, each 16 bit-wide. Out holds the value
     stored at the memory location specified by address. If load==1, then
 * the in value is loaded into the memory location specified by address * (the loaded value will be emitted to out from the next time step onward).
CHIP RAM16K {
       IN in[16], load, address[14];
      OUT out[16];
       PARTS:
       // A RAM16K is an array of 4 RAM4K chips (one below in size).
       // RAM16K requires the use of 14 registers (2^14)
// Each RAM must be assigned a unique address (some integer between 0 and n-1) in order to be accessed
      // Each input is loaded corresponding to its data value and the RAM's output will start emitting it 
// In order to select the register specified by the address, we need a DMux4Way and Mux4Way16 
// The DMux4Way and Mux4Way16 would be assigned the remaining 2 address. 
// The DMux4Way would take in the 4 inputs simultaneously and the Mux4Way16 would be fed out the
       // combinational logic circuit.
       // Put your code here:
       DMux4Way(in=load, sel=address[12..13], a=load1, b=load2, c=load3, d=load4);
      RAM4K(in=in, load=load1, address=address[0..11], out=out1);
RAM4K(in=in, load=load2, address=address[0..11], out=out2);
      RAM4K(in=in, load=load3, address=address[0..11], out=out3);

RAM4K(in=in, load=load4, address=address[0..11], out=out4);

Mux4Way16(a=out1, b=out2, c=out3, d=out4, sel=address[12..13], out=out);
```

🗕 Hardware Simulator (2.5) - C:\Users\Jared Orange\Nand2Tetris\03\b\RAM16K.hdl

File View Run Help



End of script - Comparison ended successfully

Are the test adequate or inadequate?

RAMs: The RAM tests are adequate. The sole purpose of RAM is to provide fast read/write access to a storage device. The tst files load in an address and use ticks and tocks to count how fast is reads/writes to the device by displaying in between functions. If anything, we would have added some sort of device to calculate speed in MHz (like typical RAM inside a computer is measured), a test to find the max slots used when read/writing to the device and then a test comparing the runtime versus an actual hard drive.

Bit: Adequate. All that a bit does is store data and execute instructions in bytes. The tst file sets a value, loads it, starts counting using ticks and tocks and outputs the executable time of storing the data.

Register: Inadequate. Register and Bit have the same read/write functions, so testing Bit first is all that is necessary since n Register is made up of n Bits.

PC: Adequate. The Program Counter is working with the reset, load, and inc, (the if-else statement in the comment section) total of 3 bits and that gives us 2^3=8 cases. In the test file, it had checked all the cases/combinations of reset, load, and inc. Therefore, the test is adequate.