CD4046BM/CD4046BC Micropower Phase-Locked Loop

General Description

The CD4046B micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower, a zener diode, and two phase comparators. The two phase comparators have a common signal input and a common comparator input. The signal input can be directly coupled for a large voltage signal, or capacitively coupled to the self-biasing amplifier at the signal input for a small voltage signal.

Phase comparator I, an exclusive OR gate, provides a digital error signal (phase comp. I Out) and maintains 90° phase shifts at the VCO center frequency. Between signal input and comparator input (both at 50% duty cycle), it may lock onto the signal input frequencies that are close to harmonics of the VCO center frequency.

Phase comparator II is an edge-controlled digital memory network. It provides a digital error signal (phase comp. II Out) and lock-in signal (phase pulses) to indicate a locked condition and maintains a 0° phase shift between signal input and comparator input.

The linear voltage-controlled oscillator (VCO) produces an output signal (VCO Out) whose frequency is determined by the voltage at the VCO $_{\rm IN}$ input, and the capacitor and resistors connected to pin C1 $_{\rm A}$, C1 $_{\rm B}$, R1 and R2.

The source follower output of the VCO_{IN} (demodulator Out) is used with an external resistor of 10 k Ω or more.

The INHIBIT input, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode is provided for power supply regulation, if necessary.

Features

■ Wide supply voltage range

3.0V to 18V 70 μ W (typ.) at

Low dynamic power consumption

 $f_0 = 10 \text{ kHz}, V_{DD} = 5V$

■ VCO frequency

1.3 MHz (typ.) at $V_{DD} = 10V$

Low frequency drift with temperature 0.06%/°C at $V_{DD} = 10V$

■ High VCO linearity


1% (typ.)

CD4046BM/CD4046BC Micropower Phase-Locked Loop

Applications

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discrimination
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Tone decoding
- FSK modulation
- Motor speed control

Block & Connection Diagrams



Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Supply Voltage (V_{DD}) -0.5 to $\,\pm\,18\,\,V_{\hbox{\scriptsize DC}}$ - 0.5 to V_{DD} + 0.5 V_{DC} Input Voltage (V_{IN}) -65°C to +150°C Storage Temperature Range (T_S)

Power Dissipation (PD)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

260°C (Soldering, 10 seconds)

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) Input Voltage (V_{IN})

3 to 15 V_{DC} 0 to $V_{\mbox{\scriptsize DD}}\,V_{\mbox{\scriptsize DC}}$

Operating Temperature Range (T_A) CD4046BM

 -55°C to $+125^{\circ}\text{C}$ CD4046BC -40°C to +85°C

DC Electrical Characteristics CD4046BM (Note 2)

Symbol	Parameter	Conditions	−55°C		+ 25°C			+ 125°C		Units	
Зуппрог	Farameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Office	
I _{DD}	Quiescent Device Current	$\begin{aligned} & \text{Pin 5} = \text{V}_{\text{DD}}, \text{Pin 14} = \text{V}_{\text{DD}}, \\ & \text{Pin 3, 9} = \text{V}_{\text{SS}} \\ & \text{V}_{\text{DD}} = 5\text{V} \\ & \text{V}_{\text{DD}} = 10\text{V} \\ & \text{V}_{\text{DD}} = 15\text{V} \end{aligned}$		5 10 20		0.005 0.01 0.015	5 10 20		150 300 600	μΑ μΑ μΑ	
		Pin 5 = V_{DD} , Pin 14 = Open, Pin 3, 2 = V_{SS} V_{DD} = 5V V_{DD} = 10V V_{DD} = 15V		45 450 1200		5 20 50	35 350 900		185 650 1500	μΑ μΑ μΑ	
V _{OL}	Low Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V	
V _{OH}	High Level Output Voltage	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V	
V _{IL}	Low Level Input Voltage Comparator and Signal In	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V $V_{DD} = 10V$, $V_{O} = 1V$ or 9V $V_{DD} = 15V$, $V_{O} = 1.5V$ or 13.5V		1.5 3.0 4.0		2.25 4.5 6.25	1.5 3.0 4.0		1.5 3.0 4.0	V V	
V _{IH}	High Level Input Voltage Comparator and Signal In	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V \ V_{DD} = 10V, V_{O} = 1V \text{ or } 9V \ V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V \ $	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V	
loL	Low Level Output Current (Note 4)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA	
Гон	High Level Output Current (Note 4)	$V_{DD} = 5V, V_{O} = 4.6V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA	
I _{IN}	Input Current	All Inputs Except Signal Input $V_{DD} = 14V$, $V_{IN} = 0V$ $V_{DD} = 15V$, $V_{IN} = 15V$		-0.1 0.1		-10 ⁻⁵	-0.1 0.1		-1.0 1.0	μΑ μΑ	
C _{IN}	Input Capacitance	Any Input (Note 3)							7.5	pF	
P _T	Total Power Dissipation	$\begin{split} f_{0} &= 10 \text{ kHz}, R1 = 1 \text{ M}\Omega \\ R2 &= \infty, VCO_{IN} = V_{DD}/2 \\ V_{DD} &= 5V \\ V_{DD} &= 10V \\ V_{DD} &= 15V \end{split}$				0.07 0.6 2.4				mW mW mW	

Symbol	Parameter	Conditions	−40°C		+ 25°C			+85°C		Units
Syllibol	raiailletei	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device Current	$\begin{aligned} &\text{Pin 5} = \text{V}_{\text{DD}}, \text{Pin 14} = \text{V}_{\text{DD}}, \\ &\text{Pin 3, 9} = \text{V}_{\text{SS}} \\ &\text{V}_{\text{DD}} = 5\text{V} \\ &\text{V}_{\text{DD}} = 10\text{V} \\ &\text{V}_{\text{DD}} = 15\text{V} \end{aligned}$		20 40 80		0.005 0.01 0.015	20 40 80		150 300 600	μΑ μΑ μΑ
		$\begin{aligned} &\text{Pin 5} = \text{V}_{\text{DD}}, \text{Pin 14} = \text{Open,} \\ &\text{Pin 3, 9} = \text{V}_{\text{SS}} \\ &\text{V}_{\text{DD}} = 5\text{V} \\ &\text{V}_{\text{DD}} = 10\text{V} \\ &\text{V}_{\text{DD}} = 15\text{V} \end{aligned}$		70 530 1500		5 20 50	55 410 1200		205 710 1800	μΑ μΑ μΑ
V _{OL}	Low Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V V V
V _{OH}	High Level Output Voltage	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V
V _{IL}	Low Level Input Voltage Comparator and Signal In	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		1.5 3.0 4.0		2.25 4.5 6.25	1.5 3.0 4.0		1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage Comparator and Signal In	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0	2.75 5.5 8.25		3.5 7.0 11.0		V V V
l _{OL}	Low Level Output Current (Note 4)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA
Гон	High Level Output Current (Note 4)	$V_{DD} = 5V, V_{O} = 4.6V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA
I _{IN}	Input Current	All Inputs Except Signal Input $V_{DD} = 15V$, $V_{IN} = 0V$ $V_{DD} = 15V$, $V_{IN} = 15V$		-0.3 0.3		-10 ⁻⁵	-0.3 0.3		-1.0 1.0	μA μA
C _{IN}	Input Capacitance	Any Input (Note 3)					7.5			pF
P _T	Total Power Dissipation	$\begin{split} f_{O} &= 10 \text{ kHz}, R1 = 1 \text{ M}\Omega, \\ R2 &= \infty, VCO_{\text{IN}} = V_{\text{DD}}/2 \\ V_{\text{DD}} &= 5 \text{V} \\ V_{\text{DD}} &= 10 \text{V} \\ V_{\text{DD}} &= 15 \text{V} \end{split}$				0.07 0.6 2.4				mW mW mW

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: I_{OH} and I_{OL} are tested one output at a time.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
VCO SEC	TION					
I _{DD}	Operating Current	$\begin{aligned} &f_{O} = 10 \text{ kHz, R1} = 1 \text{ M}\Omega, \\ &R2 = \infty, \text{VCO}_{\text{IN}} = \text{V}_{\text{DD}}/2 \\ &\text{V}_{\text{DD}} = 5\text{V} \\ &\text{V}_{\text{DD}} = 10\text{V} \\ &\text{V}_{\text{DD}} = 15\text{V} \end{aligned}$		20 90 200		μΑ μΑ μΑ
f _{MAX}	Maximum Operating Frequency	C1 = 50 pF, R1 = 10 k Ω , R2 = ∞ , VCO _{IN} = V _{DD} V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	0.4 0.6 1.0	0.8 1.2 1.6		MHz MHz MHz
	Linearity	$\begin{array}{c} \text{VCO}_{\text{IN}} = 2.5 \text{V} \pm 0.3 \text{V}, \\ \text{R1} \geq 10 \text{ k}\Omega, \text{V}_{\text{DD}} = 5 \text{V} \\ \text{VCO}_{\text{IN}} = 5 \text{V} \pm 2.5 \text{V}, \\ \text{R1} \geq 400 \text{ k}\Omega, \text{V}_{\text{DD}} = 10 \text{V} \\ \text{VCO}_{\text{IN}} = 7.5 \text{V} \pm 5 \text{V}, \\ \text{R1} \geq 1 \text{ M}\Omega, \text{V}_{\text{DD}} = 15 \text{V} \end{array}$		1 1 1		% %
	Temperature-Frequency Stability No Frequency Offset, f _{MIN} = 0	$\%/^{\circ}C \propto 1/f. V_{DD}$ $R2 = \infty$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.12-0.24 0.04-0.08 0.015-0.03		%/°C %/°C %/°C
	Frequency Offset, f _{MIN} ≠ 0	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		0.06-0.12 0.05-0.1 0.03-0.06		%/°C %/°C %/°C
VCO _{IN}	Input Resistance	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		10 ⁶ 10 ⁶ 10 ⁶		ΩM Ω ΜΩ
VCO	Output Duty Cycle	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$		50 50 50		% % %
t _{THL}	VCO Output Transition Time	$V_{DD} = 5V$		90	200	ns
t _{THL}		$V_{DD} = 10V$ $V_{DD} = 15V$		50 45	100 80	ns ns

^{*}AC Parameters are guaranteed by DC correlated testing.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
PHASE CO	MPARATORS SECTION					
R _{IN}	Input Resistance					
	Signal Input	$V_{DD} = 5V$	1	3		$M\Omega$
		$V_{DD} = 10V$	0.2	0.7		$M\Omega$
		$V_{DD} = 15V$	0.1	0.3		$M\Omega$
	Comparator Input	$V_{DD} = 5V$		10 ⁶		$M\Omega$
		$V_{DD} = 10V$		10 ⁶		$M\Omega$
		$V_{DD} = 15V$		10 ⁶		$M\Omega$
	AC-Coupled Signal Input Voltage	C _{SERIES} = 1000 pF				
	Sensitivity	f = 50 kHz				
	,	$V_{DD} = 5V$		200	400	mV
		$V_{DD} = 10V$		400	800	mV
		$V_{DD} = 15V$		700	1400	mV
DEMODUL	ATOR OUTPUT					
VCO _{IN} -	Offset Voltage	$RS \geq 10 \text{ k}\Omega, V_{DD} = 5V$		1.50	2.2	V
V_{DEM}		$RS \ge 10 \text{ k}\Omega, V_{DD} = 10V$		1.50	2.2	V
		$RS \geq 50 \text{ k}\Omega, V_{DD} = 15V$		1.50	2.2	V
	Linearity	$RS \geq 50k\Omega$				
		$VCO_{IN} = 2.5V \pm 0.3V, V_{DD} = 5V$		0.1		%
		$VCO_{IN} = 5V \pm 2.5V, V_{DD} = 10V$		0.6		%
		$VCO_{IN} = 7.5V \pm 5V, V_{DD} = 15V$		0.8		%
ZENER DIC	DDE					
VZ	Zener Diode Voltage	$I_Z = 50 \mu A$	6.3	7.0	7.7	٧
R _Z	Zener Dynamic Resistance	$I_Z = 1 \text{ mA}$		100		Ω
	I					

 $^{^*\}mbox{AC}$ Parameters are guaranteed by DC correlated testing.

Phase Comparator State Diagrams






FIGURE 2

TL/F/5968-3

PHASE COMPARATOR II

Typical Waveforms






FIGURE 3. Typical Waveform Employing Phase Comparator I in Locked Condition

SIGNAL IN VDD VSS COMPARATOR IN VOH VOL PHASE PULSES VOH VOL VCOIN VOH VOL (LOW PASS FILTER OUTPUT) VOL

FIGURE 4. Typical Waveform Employing Phase Comparator II in Locked Condition

Typical Performance Characteristics




FIGURE 5a

TL/F/5968-6






FIGURE 5b


TL/F/5968-13

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) $= P_D$ (f_O) $+ P_D$ (f_{MIN}) $+ P_D$ (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).





TL/F/5968-14
FIGURE 5C




TL/F/5968-15


FIGURE 6a

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (P_D); Phase Comparator II, P_D (Total) = P_D (P_D) (

Typical Performance Characteristics (Continued)




TL/F/5968-16



TL/F/5968-17

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (P_D); Phase Comparator II, P_D (Total) = P_D (P_D) ($P_$

Typical Performance Characteristics (Continued)



TL/F/5968-18

TL/F/5968-19




FIGURE 7. Typical VCO Linearity vs R1 and C1

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_O) + P_D (f_{MIN}) + P_D (P_D); Phase Comparator II, P_D (Total) = P_D (P_D) ($P_$

Design Information

This information is a guide for approximating the value of external components for the CD4046B in a phase-locked-loop system. The selected external components must be within the following ranges: R1, R2 \geq 10 k Ω , R_S \geq 10 k Ω , C1 \geq 50 pF.


In addition to the given design information, refer to Figure 5 for R1, R2 and C1 component selections.


01	Using Phase	Comparator I	Using Phase Comparator II			
Characteristics	VCO Without Offset R2 = ∞ VCO With Offset		VCO Without Offset R2 = ∞	VCO With Offset		
VCO Frequency	MAX to VDD/2 VDD VCD INPUT VOLTAGE TL/F/5968-7	fMAX fo	f _{MAX} f ₀ zf ₁ V _{DD} /2 V _{DD} VCO INPUT VOLTAGE TL/F/5968-9	**************************************		
For No Signal Input		stem will adjust VCO in PLL system will adjust to equency, f _o lowest operating frequency, f _{min}				
Frequency Lock Range, 2 f _L		$2 f_{L} = full VCO 2 f_{L} = f_{m}$	frequency range nax — f _{min}			
Frequency Capture Range, 2 f _C	R3 → ○ 0 UT T1 - R3 C2 = C2 TL/F/5968 – 11	$2 f_{\text{C}} pprox rac{1}{\pi} \sqrt{rac{2 \pi f_{\text{L}}}{ au 1}}$	f	- 6.		
Loop Filter Component Selection	R3	For 2 f _C , see Ref.	$f_C = f_L$			
Phase Angle Between Single and Comparator	90° at center frequen 0° and 180° at end	ncy (f _o), approximating ls of lock range (2 f _L)	Always 0° in lock			
Locks on Harmonics of Center Frequency	`	⁄es	N	lo		
Signal Input Noise Rejection	F	ligh	Lo	w		
VCO Component Selection	Given: f ₀ . Use f ₀ with Figure 5a to determine R1 and C1.	Given: f_0 and f_L . Calculate f_{min} from the equation $f_{min} = f_0 - f_L$. Use f_{min} with $Figure 5b$ to determine R2 and C1. Calculate $\frac{f_{max}}{f_{min}}$ from the equation $\frac{f_{max}}{f_{min}} = \frac{f_0 + f_L}{f_0 - f_L}$. Use $\frac{f_{max}}{f_{min}}$ with $Figure 5c$ to determine ratio R2/R1 to obtain R1.	Given: f_{max} . Calculate f_{o} from the equation $f_{o} = \frac{f_{max}}{2}.$ Use f_{o} with Figure 5a to determine R1 and C1.	Given: f _{min} and f _{max} . Use f _{min} with Figure 5b to determine R2 and C1. Calculate f _{max} /f _{min} . Use f _{max} /f _{min} with Figure 5c to determine ratio R2/R1 to obtain R1.		

References


G.S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965.

Floyd Gardner, "Phaselock Techniques", John Wiley & Sons, 1966.





Physical Dimensions inches (millimeters) (Continued)



Order Number CD4046BMN or CD4046BCN NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tei: (+49) 0-180-532 93 58 Italiano Tei: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408