
CODIFICADORES

.SIN PRIORIDAD




Н	$\mathbf{E_{i}}$	A	В	
0	X	0	0	
1	$\mathbf{E_0}$	0	0	
1	$\mathbf{E_1}$	0	1	
1	$\mathbf{E_2}$	1	0	
1	$\mathbf{E_3}$	1	1	

$$\mathbf{A} = \mathbf{H}(\mathbf{E}_2 + \mathbf{E}_3)$$

$$\mathbf{B} = \mathbf{H}(\mathbf{E}_1 + \mathbf{E}_3)$$

.CON PRIORIDAD



Н	$\mathbf{E_0}$	E ₁	$\mathbf{E_2}$	E ₃	$\mathbf{A_1}$	$\mathbf{A_0}$	Gs	OE
0	X	X	X	X	0	0	0	0
1	0	0	0	0	0	0	0	1
1	X	X	X	1	1	1	1	0
1	X	X	1	0	1	0	1	0
1	X	1	0	0	0	1	1	0
1	1	0	0	0	0	0	1	0

MODELO VHDL

ENTRADAS			SALIDAS			
w3	w2	w1	w0	y1	y0	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	Х	0	1	1
0	1	Х	Х	1	0	1
1	Х	X	Х	1	1	1

W0: la mas baja prioridad

W3: la mas alta prioridad

d: don't care

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY priority IS
         PORT (w
                   : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
                   : OUT STD_LOGIC-_VECTOR(1 DOWNTO 0);
                   : OUT STD_LOGIC);
END priority;
ARCHITECTURE Behavior OF priority IS
BEGIN
    y \le "11" WHEN w(3) = '1' ELSE,
         "10" WHEN w(2) = '1' ELSE,
         "01" WHEN w(1) = '1' ELSE,
         "00";
    z \le 0 WHEN w = 0000 ELSE '1';
END Behavior;
```