

VHDL

Descripción de sistemas síncronos Process() If..then elsif... endif case() ..when


Descripción de un contador anillo

SISTEMAS SINCRONOS






MACROCELDA



PROCESS

Plantilla de Xilinx



CONDICIONAL IF..THEN

```
if <condition> then
  <statement>
  elsif <condition> then
  <statement>
  else
  <statement>
  end if;
```

Atributos de señales

```
'event
'active
'last active
'last event
'stable
```


PROCESS

Plantilla de Xilinx - Sistema síncrono con "reset" asíncrono.

PROCESS

Sistema síncrono compuerta NOT.


```
process (a)
begin
if a = '1' then
b='0';
else
b='1';
end if;
end process;
```



CONDICIONAL CASE()..WHEN

CONDICIONAL CASE()..WHEN XOR

```
process (Entrada)
begin
 case (Entrada) is
   when "00" =>
    salida='0';
   when "01" =>
    salida='1';
   when "10" =>
    salida='1';
   when "11" =>
    salida='0';
   when others =>
    salida='0';
 end case;
end process;
```



Practica

- 1. Codificar un Flip-Flop D con reset asincrono activo por alto y clock por flanco descendente.
- 2. Codificar un Flip-Flop D con reset síncrono en bajo y clock por flanco ascendente.
- 3. Codificar un contador anillo modulo 16 utilizando instanciación del flip-flop diseñado en 1.

Ejemplo de Contador

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC SIGNED.ALL;
entity contador is
  Port (Reset : in STD LOGIC;
     clock: in STD LOGIC;
      Salida: out STD LOGIC VECTOR (3 downto 0));
end contador;
architecture Behavioral of contador is
signal contador: STD LOGIC VECTOR (3 downto 0);
begin
process (clock, Reset)
begin
 if Reset='0' then
   contador <= (others => '0');
 elsif clock='0' and clock'event then
    contador <= contador + '1';
 end if;
end process;
Salida<=contador;
end Behavioral;
```