


MULTIPLEXOR/SELECTOR/SERIALIZADOR



DEMULTIPLEXOR/DISTRIBUIDOR/PARALELO





COM	FROL	SALIDA			
Α	В	DO	D1	D2	D3
0	0	Z	0	0	0
0	1	0	Z	0	0
1	0	0	0	Z	0
1	1	0	0	0	Z


MULTIPLEXOR COMO GENERADOR DE FUNCIONES


ECUACION CARACTERISTICA:

EJEMPLO: SUPONGAMOS LA SIGUIENTE FUNCION...

$$F = \sum 0, 1, 2$$

COMPAREMOS LA ECUACION CARACTERISTICA E IGUALEMOS:





EL MULTIPLEXOR PUEDE GENERAR UNA FUNCION CON N + 1 VARIABLES

EJ:
$$f = \sum 0, 1, 3, 6$$


$$f = \overrightarrow{A} \overrightarrow{B} \overrightarrow{C} + \overrightarrow{A} \overrightarrow{B} \overrightarrow{C} + \overrightarrow{A} \overrightarrow{B} \overrightarrow{C} + \overrightarrow{A} \overrightarrow{B} \overrightarrow{C} + \overrightarrow{A} \overrightarrow{B} \overrightarrow{C}$$


$$m0 . m1 . m3 . m2$$

$$Z = D0.BC + D1.BC + D3.BC + D2.BC$$


BC	00	01	10	11
0	1	1	0	1
1	0	0	1	0

SI	† =	Z	
	DO	=	Ā
	D1	=	Ā
	D2	=	A
	D3	=	_ A






MULTIPLEXOR CON LOGICA DE TRES ESTADOS



EXPANSION CON MULTIPLEXORES





	ENTRADAS	SAL.	
ı	Α	В	Z
0	0	0	DO
0	0	1	D1
0	1	0	D2
0	1	1	D3
1	0	0	D4
1	0	1	D5
1	1	0	D6
1	1	1	D7

I : ENTRDA DE HABILITACION

CI 4512 - 8 - CHANNEL DATA SELECTOR

PIN ASSIGNAMENT






TRUTH TABLE

C	В	A	INHIBIT	DISABLE	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	X3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
X	X	X	1	0	0
X	X	X	X	1	High Impedance

X=Don't Care

CI 4051 - 8-CHANEL ANALOG MULTIPLEXER / DEMULTIPLEXER

PINOUT



CONTROL IMPUTS				
	SELECT			ON SWITCHES
INHIBIT	С	В	Α	MC14051B
0	0	0	0	хо
0	0	0	1	X1
0	o	1	0	X2
0	o	1	1	Х3
0	o	0	0	X4
0	0	0	1	X 5
0	o	1	0	Х6
0	0	1	1	X7
1	X	X	X	NONE

Vdd = Pin 16

Vss = Pin 8

Vee = Pin 7

MODELO VHDL

Describimos el código de un multiplexor de 2 a 1. La selección de la señal se realiza mediante la entrada S

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS

PORT (w0, w1,S : IN STD_LOGIC;

f : OUT STD_LOGIC);

END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

WITH S SELECT

f <= w0 WHEN '0',

w1 WHEN OTHERS;

END Behavior;
```

Código VHDL para un multiplexor 2 a 1

Observamos dentro de la architectura la palabra clave WITH, la que especifica que S va ha ser usada para la selección. Hay dos clausulas WHEN, las que establecen que a la salida f le sea asignada el valor de w0 cuando S=0, u otro si S=1 (others: 1, z, -)

MODELO VHDL MUX 4:1

Mostramos el codigo para un multiplexor de 4 a 1.

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY mux4to1 IS
        PORT (w0, w1, w2, w3 : IN STD_LOGIC;
                 S : IN STD_LOGIC-_VECTOR(1 DOWNTO 0);
                           : OUT STD_LOGIC);
END mux4to1;
ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
        WITH S SELECT
           f \le w0 \text{ WHEN "00"},
                 w1 WHEN "01",
                 w2 WHEN "10".
                 w3 WHEN OTHERS;
END Behavior;
```

MODELO VHDL

```
entity multi is port(
                                      entidad del multiplexor
a b c : in bit_vector(3 downto 0); puertos del multiplexor
enable :in bit;
control :in bit_vector(1 downto 0);
    :out bit_vector(3 downto 0)
);
                                       finaliza la entidad
end multi;
architecture archmul of multi is
                                      arquitectura del multiplexor
begin
process (a1 b1 C1 control1 enable)
begin
if enable='l' then d<="llll";</pre>
                                      si enable es l'entonces d="llll"
elsif enable='\Pi' then
                                       si enable no es l y es O entonces
  case control is
                                       sentencia case dentro del if
    when "00" => d <= a;
    when "[]]" => d <= b;
    when "10" => d <= ci
    when "ll" => d <= "llll";
  end case:
                                       se cierra la sentencia case
                                       se cierra la sentencia if con end
end if:
end process:
end archmul:
                                       finaliza la arquitectura
```

MODELO VHDL - PROCCESS

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2to1 IS
        PORT (w0, w1, s : IN STD_LOGIC;
                 f : OUT STD_LOGIC-;
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
   PROCESS (w0, w1, s)
   BEGIN
       IF s = 0 THEN
          f \le w0;
       ELSE
          f \le w1;
       END IF;
   END PROCESS;
END Behavior;
```

Figure 6.38 A 2-to-1 multiplexer specified using the if-then-else statement.