

DECODIFICADORES

Un decodificador es un GENERADOR DE PRODUCTOS CANÓNICOS, en los cuales se presenta una sola salida activa para cada combinación de entrada. Ejemplo:

Decodificador de 2 a 4



ENTRADAS			SALIDAS				
En	$\mathbf{w_1}$	$\mathbf{w_0}$	y ₃	y ₂	y_1	y ₀	
0	X	X	0	0	0	0	
1	0	0	0	0	0	1	
1	0	1	0	0	1	0	
1	1	0	0	1	0	0	
1	1	1	1	0	0	0	



$$\mathbf{y}_0 = \mathbf{E}\mathbf{n} \cdot \overline{\mathbf{w}}_1 \cdot \overline{\mathbf{w}}_0$$

MODELO VHDL – DECODIFICADOR 2:4

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY dec2to4 IS
   PORT (w : IN STD_LOGIC_VECTOR(1DOWNTO 0);;
         En : IN STD_LOGIC;
         y : OUT STD LOGIC VECTOR(0 TO 3));
END dec2to4;
ARCHITECTURE Behavior OF dec2to4 IS
   SIGNAL Enw: STD LOGIC VECTOR(2 DOWNTO 0);
BEGIN
   Enw <= En & w : -- CONCATENATE
       WITH Enw SELECT
           y \le "1000" WHEN "100", --Enw = 100 : Enw<sub>2</sub>= 1, Enw<sub>1</sub>= 0
                 "0100" WHEN "101", --y = 0100 : y_0 = 0, y_1 = 1
                 "0010" WHEN "110",
                 "0001" WHEN "111",
                 "0000" WHEN OTHERS;
END Behavior:
```

SEÑALES CONDICIONADAS

Similar a la asignación de señales de selección, la asignación de señales condicionales permite que una señal sea forzada a uno de varios valores.. Se usa una asignación condicional para especificar que f es asignada al valor w0, cuando (WHEN) S=0 o de otro modo (ELSE) f es asignada a w1

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2to1 IS

PORT ( w0, w1, s : IN STD_LOGIC;

f : IN STD_LOGIC-;

END mux2to1;

ARCHITECTURE Behavior OF mux2to1 IS

BEGIN

f <= w0 WHEN s = '0' ELSE w1;

END Behavior;
```

Especificaciones para un mux 2 a 1 utilizando señales de asignacion condicionales.

DECODIFICADOR 2:4 – (PROCESS)

Hemos visto el código VHDL para un decodificador de 2 a 4. Una forma diferente de describir este circuito, es utilizando las sentencias secuenciales , tal como se muestra a continuación

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY dec2to4 IS

PORT (w : IN STD_LOGIC_VECTOR(1DOWNTO 0);;
En : IN STD_LOGIC-;
y : OUT STD_LOGIC_VECTOR(0 TO 3));

END dec2to4;
```


DECODIFICADOR 2:4 – (PROCESS)

ARCHITECTURE Behavior OF dec2to4 IS BEGIN PROCESS (w, En) BEGIN IF En = `1` THEN

```
CASE w IS
             WHEN "00" =>
                 y <= "1000";
             WHEN "01" =>
                 y <= "0100";
             WHEN "10" =>
                 y <= "0010";
             WHEN OTHERS =>
            y <= "0001";
        END CASE;
          ELSE
           y <= "0000";
END IF;
END PROCESS;
END Behavior;
```

ENTRADAS			SALIDAS			
En	\mathbf{w}_1	$\mathbf{w_0}$	y ₃	y ₂	y_1	y ₀
0	X	X	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

2 : 4 MAXTERM



MAXTERM

$$\overline{\mathbf{f_0}} = \overline{\mathbf{E}} + \mathbf{A_1} + \mathbf{A_0}$$

$$\frac{\overline{f_0}}{\overline{f_0}} = \frac{\overline{\overline{E} + A_1 + A_0}}{\overline{\overline{f_0}}}$$

$$\overline{f_0} = \overline{E \cdot A_1 \cdot A_0}$$


$$\overline{\mathbf{f}}_1 = \overline{\mathbf{E} \cdot \overline{\mathbf{A}}_1 \cdot \mathbf{A}_0}$$

$$\overline{\mathbf{f}_2} = \overline{\mathbf{E} \cdot \mathbf{A}_1 \cdot \overline{\mathbf{A}}_0}$$


$$\overline{\mathbf{f}_3} = \overline{\mathbf{E} \cdot \mathbf{A}_1 \cdot \mathbf{A}_0}$$

ENTRADAS SALIDAS

${f E}$	\mathbf{A}_1	$\mathbf{A_0}$	$\mathbf{f_3}$	$\mathbf{f_2}$	\mathbf{f}_1	$\mathbf{f_0}$
0	X	X	1	1	1	1
1	0	0	1	1	1	0
1	0	1	1	1	0	1
1	1	0	1	0	1	1
1	1	1	0	1	1	1




BCD a 7 SEGMENTOS



$$a = \Sigma$$
 0,2,3,5,7,8,9,X10....X15
 $a = \Pi$ 9, 11, 14, X0,.....X5

MINIMIZANDO

$$a = (A + \overline{B} + D) (A + B + C + \overline{D})$$



DECODIFICADOR BCD A 7 SEGMENTOS

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY seg7 IS
   PORT (bcd : IN STD LOGIC VECTOR(3 DOWNTO 0);
          leds : OUT STD LOGIC VECTOR(1 TO 7));
END seg7;
ARCHITECTURE Behavior OF seg7 IS
BEGIN
    PROCESS (bcd)
    BEGIN
       CASE bcd IS
                                      abcdefg
           WHEN "0000"
                            => leds <= "1111110";
                            => leds <= "0110000";
           WHEN "0001"
           WHEN "0010"
                            => leds <= "1101101";
           WHEN "0011"
                            => leds <= "1111001";
           WHEN "0100"
                            => leds <= "0110011";
                            => leds <= "1011011";
           WHEN "0101"
                            => leds <= "10111110";
           WHEN "0110"
           WHEN "0111"
                            => leds <= "1110000";
                            => leds <= "1111111";
           WHEN "1000"
                            => leds <= "1111011";
           WHEN "1001"
           WHEN OTHERS => leds <= "----":
       END CASE;
```

END PROCESS;

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity dec7seg is
port(hex: in bit vector(3 downto 0);
led: out bit vector(6 downto 0));
end dec7seg;
architecture comportamiento of dec7seg is
begin
process(hex)
begin
case hex is
when "0001" => led <= "0010010"; --1
when "0010" => led <= "1011101"; --2
when "0011" => led <= "1011011"; --3
when "0100" => led <= "0111010"; --4
when "0101" => led <= "1101011"; --5
                                                6
when "0110" => led <= "1101111"; --6
when "0111" => led <= "1010010"; --7
when "1000" => led <= "11111111"; --8
when "1001" => led <= "1111011"; --9
when "1010" => led <= "11111110"; --A
                                                0
when "1011" => led <= "0101111": --B
when "1100" => led <= "1100101"; --C
when "1101" => led <= "00111111"; --D
when "1110" => led <= "1101101": --E
when "1111" => led <= "1101100"; --F
when others => led <= "1110111"; --0
end case;
end process;
end comportamiento;
```

```
--HEX-to-seven-segment decoder
 HEX: in STD LOGIC VECTOR (3 downto 0);
 LED: out STD_LOGIC_VECTOR (6 downto 0);
with HEX SELect
 LED <= "1111001" when "0001", --1
         "0100100" when "0010", --2
                                               0
         "0110000" when "0011", --3
         "0011001" when "0100", --4
                                             5 | 1
         "0010010" when "0101", --5
                                               --- <- 6
         "0000010" when "0110", --6
                                              4 | 2
         "1111000" when "0111", --7
                                                3
         "0000000" when "1000", --8
         "0010000" when "1001", --9
         "0001000" when "1010", --A
         "0000011" when "1011", --b
         "1000110" when "1100", --C
         "0100001" when "1101", --d
         "0000110" when "1110", --E
         "0001110" when "1111", --F
         "1000000" when others; --0
```

BCD A 7 SEG. POR ECUACIONES

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity tg is
            Port (
                     A, B, C, D: in std logic;
                     fa, fb, fc, fd, fe, ff, fg: out std logic);
end tg;
architecture behavioral of tg is
begin
  fa \le ((not(B) \text{ and } not(D)) \text{ or } (B \text{ and } D) \text{ or } (A) \text{ or } (not(B) \text{ and } C))
  fb<=((not(C) and not(D)) or (not(B)) or (C and D))
  fc \le ((not(C)) or (D) or (B))
  fd<=((not(B) and not(D)) or (C and not(D)) or (B and not(C) and D) or (not(B) and C))
  fe<=((not(B) and not(D)) or (C and not(D)))
  ff \le ((not(C) \text{ and } not(D)) \text{ or } (B \text{ and } not(D)) \text{ or } (B \text{ and } not(C)) \text{ or } (A))
  fg \le ((B \text{ and } not(C)) \text{ or } (not(B) \text{ and } C) \text{ or } (A) \text{ or } (B \text{ and } not(D)))
end behavioral:
•ESTE MODELO VHDL ES SOLO ILUSTRATIVO -
```

DECODIFICADOR COMO GENERADOR DE FUNCIONES

 $F = \Sigma 0, 1, 8, 9$

