- The ARM is a Load/Store Architecture:
 - Only load and store instructions can access memory
 - Does not support memory to memory data processing operations.
 - Must move data values into registers before using them.

- ARM has three sets of instructions which interact with main memory. These are:
 - Single register data transfer (LDR/STR)
 - Block data transfer (LDM/STM)
 - Single Data Swap (SWP)

The basic load and store instructions are:

LDR STR Word

LDRB STRB Byte

LDRH STRH Halfword

LDRSB Signed byte load

LDRSH Signed halfword load

- Memory system must support all access sizes
- Syntax:

```
- LDR{<cond>}{<size>} Rd, <address>
- STR{<cond>}{<size>} Rd, <address>
e.g.
   LDR R0, [R1]
   STR R0, [R1]
   LDREQB R0, [R1]
```

Data Transfer: Memory to Register (load)

- To transfer a word of data, we need to specify two things:
 - -Register: r0-r15
 - -Memory address: more difficult
 - Think of memory as a single one-dimensional array, so we can address it simply by supplying a pointer to a memory address.
 - There are times when we will want to offset from this pointer.


There are basically two types of addressing modes available in ARM

- Pre-indexex addressing: the address generated is used immediately
- Post-indexex addressing: the address generated later replaces the base register


[Rn] Register

Address accessed is value found in Rn.

Example:



[Rn, #±imm] *Immediate offset*Address accessed is *imm* more/less than the address found in R*n*. R*n* does not change.



[Rn, ±Rm] Register offset

Address accessed is the value in $Rn \pm$ the value in Rm. Rn and Rm do not change values.

Example:

Idr r2, [r0, r1] @ $r2 \leftarrow *(r0 + r1)$

[Rn, ±Rm, shift] Scaled register offset

Address accessed is the value in Rn ±

the value in Rm shifted as specified. Rn

and Rm do not change values.

Example:

[r1, r2, |s| # 2] @ $r0 \leftarrow *(r1 + r2*4)$

[R*n*, #±*imm*]! *Immediate pre-indexed*

Address accessed is as with *immediate* offset mode, but Rn's value updates to become the address accessed.

Example:

Idr r2, [r1, #12]! @ r1 \leftarrow r1 + 12 then r2 \leftarrow *r1

 $[Rn, \pm Rm]!$

Register pre-indexed

Address accessed is as with *register offset* mode, but R*n*'s value updates to become the address accessed.

Example:

ldr r2, [r0, r1]!

@ $r0 \leftarrow r0 + r1$ then $r2 \leftarrow *r0$

[Rn, ±Rm, shift]! Scaled register pre-indexed

Address accessed is as with scaled register

offset mode, but Rn's value updates to
become the address accessed.

Example:

 $[dr r^2, [r^0, r^1, |s| \# 2]]! @ r^0 \leftarrow r^0 + r^{1*4} then r^2 \leftarrow r^0$

[R*n*], #±*imm*

Immediate post-indexed

Address accessed is value found in R*n*, and then R*n*'s value is increased/decreased by *imm*.

Example:

 $@ *r1 \leftarrow r2 \text{ then } r1 \leftarrow r1 + 4$

$$[Rn]$$
, $\pm Rm$

Register post-indexed

Address accessed is value found in R_n , and then R_n 's value is increased/decreased by R_m .

Example:

str r0, [r1], r2

 $@ *r1 \leftarrow r0 \text{ then } r1 \leftarrow r1 + r2$

[Rn], $\pm Rm$, shift Scaled register post-indexed

Address accessed is value found in R*n*, and then R*n*'s value is increased/decreased by R*m* shifted according to *shift*.

Example:

Idr r0, [r1], r2, IsI #3 @ r0 \leftarrow *r1 then r1 \leftarrow r1 + r2*8

Examples of pre- and post- indexed addressing

```
str r3, [r0, r4, lsl #3]

ldr r5, [r0, r1, lsl #3]!

ldr r0, [r1, #-8]

ldr r0, [r1, -r2, lsl #2]

ldrb r5, [r1]

ldrsh r5, [r3]

ldrsb r5, [r3, #0xc1]
```

- str r7, [r0], #4 Idr r2, [r0], r4, IsI #2 Idrh r3, [r5], #2
- strh r2, [r5], #8

- @ pre-indexed
- @ pre indexed with writeback @ pre-indexed
- @ pre-indexed with negative offset
- @ negative offset shifted
- @ load byte from ea <r1>
- @ load signed halfword from ea <r3>
- @ load signed byte from ea <r3+193>
- @ store r7 to ea<r0>, then add #24 to r0
- @ load r2 from ea<r0>, then add r4*4 to r0
- @ load halfword to r3 from ea<r5>, then
- @ add #2 to r5
- @ store halfword from r2 to ea<r5>, then
- @ add 8 to r5