## TECNICAS DIGITALES I


DESCRIPCION

DE MAQUINAS DE


ESTADOS SINCRONAS EN


VHDL

# Diagrama General





# Diagrama de estados






# Moore y Mealy






### **VHDL**



## **VHDL**



#### **VHDL**

```
# ABEL
±- ■ UCF
+ · O Verilog
- SVHDL
   +- Common Constructs
   + Device Primitive Instantiation
   🖫 🧰 Simulation Constructs
   🖶 🚭 Synthesis Constructs
      🖶 🦳 Assertions & Functions
      +- Attributes
      🚊 🚭 Coding Examples
         ± - Accumulators
         Arithmetic
         🖫 🧰 Basic Gates
         E Counters
         ± . Encoders
         Flip Flops
         🛓 🧰 Logical Shifters
         ± · Misc
         H- Multiplexers
         ⊞- @ BAM
         ⊕ @ ROM
         🛓 🧰 Shift Registers
         🖶 🥽 State Machines
             - 🕝 Mealy State Machine
              --- T Moore State Machine
         Tristate Buffers
      🛨 - 🧰 Conditional
      +- Generate
```

```
-- This is a sample state machine using enumerated types.
-- This will allow the synthesis tool to select the appropriate
-- encoding style and will make the code more readable.
--Insert the following in the architecture before the begin keyword
   --Use descriptive names for the states, like st1 reset, st2 search
   type state type is (st1 <name state>, st2 <name state>, ...);
   signal state, next state : state type;
   --Declare internal signals for all outputs of the state machine
  signal <output> i : std logic; -- example output signal
  -- other outputs
-- Insert the following in the architecture after the begin keyword
  SYNC PROC: process (<clock>)
      if (<clock>'event and <clock> = '1') then
         if (<reset> = '1') then
            state <= st1 <name state>;
            <output> <= '0';</pre>
            state <= next state;
            <output> <= <output> i;
         -- assign other outputs to internal signals
         end if:
      end if:
   end process;
   -- MEALY State Machine - Outputs based on state and inputs
   OUTPUT DECODE: process (state, <input1>, <input2>, ...)
      -- insert statements to decode internal output signals
      --below is simple example
      if (state = st3 <name> and <input1> = '1') then
         continut> i <= !!!!</pre>
```

#### Declaraciones

```
--Insert the following in the architecture before the begin keyword
--Use descriptive names for the states, like st1_reset, st2_search
type state_type is (st1_<name_state>, st2_<name_state>, ...);
signal state, next_state : state_type;
--Declare internal signals for all outputs of the state machine
signal <output>_i : std_logic; -- example output signal
--other outputs
```

### Transición de estado

```
--Insert the following in the architecture after the begin keyword SYNC_PROC: process (<clock>) begin  
   if (<clock>'event and <clock> = '1') then  
        if (<reset> = '1') then  
            state <= st1_<name_state>;  
            <output> <= '0'; else  
            state <= next_state;  
            <output> <= <output>_i;  
            -- assign other outputs to internal signals  
            end if; end process; end process;
```

## Lógica de salida

```
--MEALY State Machine - Outputs based on state and inputs OUTPUT_DECODE: process (state, <input1>, <input2>, ...) begin

--insert statements to decode internal output signals --below is simple example if (state = st3_<name> and <input1> = '1') then <output>_i <= '1'; else <output>_i <= '0'; end if; end process;
```

## Lógica de transición

```
NEXT STATE DECODE: process (state, <input1>, <input2>, ...)
begin
   --declare default state for next state to avoid latches
   next state <= state; --default is to stay in current state
   --insert statements to decode next state
   --below is a simple example
   case (state) is
      when st1 <name> =>
         if <input 1> = '1' then
            next state <= st2 <name>;
         end if:
      when st2 <name> =>
         if <input 2> = '1' then
            next state <= st3 <name>;
         end if:
      when st3 <name> =>
         next state <= st1 <name>;
      when others =>
         next state <= st1 <name>;
   end case:
end process:
```