1. Multiplicador básico

Elementos de hardware

_				ᆂ.					
	Site Type						Available		
i	Slice LUTs*	i	16		0	Ċ	20800		0.08
1	LUT as Logic	Ī	16	I	0	I	20800	ı	0.08
1	LUT as Memory	Ī	0	I	0	I	9600	ı	0.00
-	Slice Registers	1	0	I	0	I	41600	ı	0.00
1	Register as Flip Flop	Ī	0	I	0	I	41600	ı	0.00
-	Register as Latch	1	0	I	0	I	41600	ı	0.00
1	F7 Muxes	1	0	I	0	I	16300	ı	0.00
1	F8 Muxes	1	0	I	0	I	8150	I	0.00

Report	Cell Usa	ige:	
+	-+	+	+
1	Cell	Count	I
+	-+	-+	+
1	CARRY4	2	2
12	LUT2	1 3	3
3	LUT3	1	IJ
4	LUT4	4	ij
5	LUT5	1	L
6	LUT6	10)
7	IBUF	8	3
8	OBUF	8	3

Caminos

Síntesis

Name	Slack	^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay
3 Path 1		œ	5	4	13	Y[1]	Z[6]	8.457	5.944	2.512
3 Path 2		∞	5	4	13	Y[1]	Z[5]	8.347	5.835	2.512
→ Path 3		œ	5	4	13	Y[1]	Z[7]	8.259	5.747	2.512
3 Path 4		œ	5	4	13	Y[1]	Z[4]	8.153	5.641	2.512
3 Path 5		œ	4	3	13	Y[1]	Z[3]	7.810	5.737	2.073
3 Path 6		œ	4	3	13	X[1]	Z[2]	7.470	5.870	1.599
3 Path 7		œ	4	3	10	X[0]	Z[1]	7.312	5.713	1.599
→ Path 8		∞	4	3	10	X[0]	Z[0]	7.099	5.500	1.599

Name	Slack	^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement
3 Path 9		∞	4	3	9	X[3]	Z[7]	2.253	1.578	0.674	-00
3 Path 10		00	4	3	11	Y[2]	Z[2]	2.268	1.594	0.674	-00
4 Path 11		œ	4	3	9	X[3]	Z[6]	2.272	1.598	0.674	-∞
→ Path 12		œ	4	3	9	Y[0]	Z[0]	2.274	1.600	0.674	-∞
4 Path 13		œ	4	3	9	X[3]	Z[3]	2.275	1.601	0.674	-00
3 Path 14		00	4	3	9	X[3]	Z[4]	2.276	1.601	0.674	-00
4 Path 15		co	4	3	9	X[3]	Z[5]	2.279	1.605	0.674	-00
→ Path 16		œ	4	3	9	Y[0]	Z[1]	2.297	1.622	0.674	-00

Implementación

Name	Slack	^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement
3 Path 1		∞	6	4	11	Y[2]	Z[6]	10.819	6.022	4.797	co
→ Path 2		00	5	3	13	X[1]	Z[7]	10.755	5.967	4.788	00
→ Path 3		∞	6	4	11	Y[2]	Z[4]	10.740	6.004	4.736	co
→ Path 4		00	6	4	11	Y[2]	Z[5]	10.732	6.126	4.606	co
→ Path 5		œ	5	3	11	Y[2]	Z[3]	10.424	5.637	4.787	co
→ Path 6		∞	4	2	10	X[0]	Z[1]	10.049	5.513	4.536	co
→ Path 7		œ	4	2	10	X[0]	Z[2]	9.666	5.836	3.830	co
→ Path 8		œ	4	2	9	Y[0]	Z[0]	8.678	5.502	3.177	co

Name	Slack	^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement
3 Path 9		00	4	2	8	X[2]	Z[2]	2.484	1.608	0.876	-00
3 Path 10		00	4	2	10	X[0]	Z[0]	2.518	1.604	0.914	-00
⊸ Path 11		00	4	2	13	X[1]	Z[6]	2.535	1.611	0.925	-00
3 Path 12		00	4	2	9	X[3]	Z[3]	2.543	1.600	0.943	-00
3 Path 13		00	4	2	9	Y[0]	Z[5]	2.548	1.606	0.941	-00
3 Path 14		00	4	2	9	X[3]	Z[4]	2.553	1.603	0.950	-00
3 Path 15		00	4	2	13	X[1]	Z[7]	2.573	1.590	0.983	-00
3 Path 16		00	4	2	13	Y[1]	Z[1]	2.895	1.637	1.259	-00

2. Multiplicador con sumadores


Elementos de hardware

Site Type		•	Available	
Slice LUTs*	+ 15			
LUT as Logic	15	0	20800	0.07
LUT as Memory	0	0	9600	0.00
Slice Registers	0	0	41600	0.00
Register as Flip Flop	0	0	41600	0.00
Register as Latch	0	0	41600	0.00
F7 Muxes	0	0	16300	0.00
F8 Muxes	0	0	8150	0.00
+	+	+	+	++

Report	Cell (Jsage:
+	-+	-++
1	Cell	Count
+	-+	-++
1	LUT2	1
12	LUT4	6
3	LUT6	11
4	IBUF	8
5	OBUF	8

Caminos

Síntesis





Implementación

Name	Slack	^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement
Path 1		œ	6	5	12	X[1]	Z[6]	11.331	5.693	5.638	00
3 Path 2		œ	6	5	12	X[1]	Z[7]	11.299	5.688	5.611	co
3 Path 3		œ	6	5	12	X[1]	Z[5]	10.965	5.702	5.263	co
3 Path 4		œ	5	4	10	X[2]	Z[4]	10.712	5.574	5.138	co
3 Path 5		œ	4	3	8	Y[2]	Z[3]	9.397	5.207	4.191	00
3 Path 6		œ	3	2	9	X[0]	Z[1]	9.042	5.107	3.935	∞
3 Path 7		œ	3	2	9	X[0]	Z[0]	8.693	5.312	3.381	co
3 Path 8		œ	3	2	9	X[0]	Z[2]	8.434	5.078	3.356	00

Name	Slack ^	1 Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement
→ Path 9	ox	3	2	10	X[2]	Z[2]	2.313	1.479	0.834	-00
3 Path 10	CX	3	2	7	Y[3]	Z[7]	2.316	1.474	0.842	-00
Ъ Path 11	cc	3	2	7	Y[3]	Z[6]	2.330	1.479	0.851	-00
3 Path 12	cx	3	2	7	Y[3]	Z[5]	2.394	1.487	0.907	-00
3 Path 13	cx	3	2	7	Y[0]	Z[0]	2.405	1.535	0.870	-00
3 Path 14	cx	3	2	9	X[0]	Z[3]	2.479	1.476	1.003	-00
3 Path 15	cx	3	2	12	X[1]	Z[4]	2.530	1.543	0.987	-00
3 Path 16	cx	3	2	7	Y[0]	Z[1]	2.590	1.494	1.095	-00