

CPU₀

Core

CPU_N

L1

TMU

L2

OutQ

LLC

HBM

...

