




SiP: 96 cores & LLC slices, 6 HBM stacks

Core: N1-like OoO core @ 2.4 GHz,
224-entries ROB, 2x96-entries LSQ,
2x64B vector units

Acc: One 64Bx64B matrix unit per core

L1D: 64 KiB/core, 4-way, 2-cycle access,
32 MSHRs, stride/IMP prefetcher

L2: 512 KiB/core, 8-way, 8-cycle access,
64 MSHRs, best offset prefetcher

LLC: Mostly exclusive, 1 MiB/slice, 16
ways, 12-cycle access, 128 MSHRs

NoC: 2D mesh, 1 cycle routers, 1 cycle
links, MOESI-like AMBA 5 CHI

HBM: HBM3, 560 GB/s/stack, 12 GB/stack

TMU: 8KB storage, 256 MSHRs, 1 GHz