

## Architecture: PARM


Groupe Polycrew


Marc Pinet – Arthur Rodriguez – Marcus Aas Jensen – Loïc Pantano

#### Sommaire

- Structure du projet (CPU)
- Composants
- Assembleur
- Passage des tests
- Simulateur Logisim


#### Structure du projet (CPU)






#### Composants Logisim


- ALU
- Banc de registres
- Opcode décodeur
- Shift, Add, Sub, Move
- Data processing
- Flag APSR
- Load store
- SP address
- Conditional
- Contrôleur (regroupement)



## ALU




# Banc de registres




# Opcode decoder


Opcode[50]	Shift	Data_Processing	Load_Store	SP_Address	Conditional
000000	1	0	0	0	0
000001	1	0	0	0	0
000010	1	0	0	0	0
000011	1	0	0	0	0
000100	1	0	0	0	0
000101	1	0	0	0	0
000110		0	0	0	0
000111 001000	1 1	0	0 0	0 0	0 0
001001	1 1	0	0	0	0
001010	i	ø	ø	ø	ø
001011	1	0	ø	ø	ø
001100	1	0	0	0	0
001101	1	0	0	0	0
001110	1	0	0	0	0
001111	1	0	0	0	0
010000	0	1	0	0	0
010001 010010	0   0	0 0	0	0 0	0 0
010010	1 0	0	0	0	0
010100	1 0	0	ø	ø	0
010101	iĕ	ø	ø	ø	ø
010110	i ø	ø	ø	ø	ø
010111	j ø	0	0	0	0
011000	0	0	0	0	0
011001	0	0	0	0	0
011010	0	0	0	0	0
011011	0	0	0	0	0
011100 011101	0   0	0	0 0	0 0	0 0
011101		0	0	0	0
011111	0	0	ø	ø	ø
100000	i ĕ	ø	ø	ø	ø
100001	0	0	0	0	0
100010	j ø	0	0	0	0
100011	0	0	0	0	0
100100	0	0	1	0	0
100101	0	0	1	0	0
100110 100111	0   0	0 0	1	0 0	0 0
101000	1 0	0	1 0	0	0
101001	1 0	0	ø	ø	0
101010	i ĕ	ø	ø	ø	ø
101011	0	0	0	0	0
101100	0	0	0	1	0
101101	0	0	0	1	0
101110	0	0	0	1	0
101111	0	0	0	1	0
110000	0	0	0	0	0
110001 110010	0   0	0 0	0 0	0 0	0 0
110010	1 0	0	0	0	0
110100	i o	0	ø	ø	1
110101	Ö	ø	ø	ø	1
110110	0	0	0	0	1
110111		0	0	0	1
111000	0	0	0	0	1
111001	0	0	0	0	1
111010	0	0	0	0	0
111011	0	0	0	0	0
111100 111101	0   0	0 0	0	0 0	0 0
111101	1 0	0	0	0	0
	0	0	0	0	0
	. •	,			




#### Shift Add Sub Move




# Data processing




### Flag APSR




#### Load store



#### SP Address



### Conditional



### Controller

#### Composants regroupés :

Opcode decoder

Shift Add Sub Move


Data processing

Load store

SP address

Flag APSR

Conditional



#### Assembleur (python)

```
parsed_asm_code = [[l.strip().strip(',') for 1 in 1.replace(
    ',', ", ").split()] for 1 in asm.splitlines() if len(1.split()) > 0]
machine_code = ""
```

#### ... UNE FONCTION PAR INSTRUCTION ... PUIS ...

```
@staticmethod
def __convert(number: str, base_src: int, base_dest: int) -> str:
    """Converts a number from one base to another (limit=16).
   Args:
        number (str): The number to convert.
        base src (int): The base of the number to convert.
        base dest (int): The base to convert the number to.
    Returns:
        str: The converted number.
    base map = "0123456789abcdef"
    base 10 number = int(number, base src)
   if base_10_number == 0:
        return "0"
    result = ""
    while base 10 number > 0:
        result = base_map[base_10_number % base_dest] + result
        base_10_number //= base_dest
    return result
```

#### Assembleur (python)

Description	UAL code										Bi						ags			
Description	struction		operande	•	15	14	13	12	111	10	9	8	7	6	5 4 3	2 1 0	C	V	N	
Logical Shift Left	LSLS	⟨Rd>,	⟨Rm⟩,	# <imm5></imm5>	0	0	0	0	0			imm5			Rm	Rd	и		16	Т
Legical Shift Right	LSRS	<rd>,</rd>	⟨Rm⟩,	# <imm5></imm5>	.0	0	0	0	1		3	imm5			Rm	Rd			16	
Arithmetic Shift Right	ASRS	(Rd).	(Rm).	#(imm5)	0	0	0	1	0			imm5			Rm	Rd	н		16	Т
Shift, add, sub, mov	The same of the sa	S mary MB	S		0	0		0	peoc	le			000	- 10		1000				
Add register	ADDS	⟨Rd⟩,	(Rn),	<rm></rm>	0	0	0	1	1	0	0		Rm		Rn	Rd	×	×	×	т
Substract register	SUB5	(Rd),	(Rn),	<rm></rm>	0	0	0	1	1	0	1		Rm		Rn	Rd	ж	ж	ж	т
Add 3-bit immediate	ADD5	⟨Rd>,	(Rn),	# <imm3></imm3>	0	0	0	1	1	1	0		imm3		Rn	Rd	ж	36	16	Т
Sub-straot 3-bit immediate	SUBS	⟨Rd≻,	(Rn),	# <imm3></imm3>	0	0	0	1	1	1	1		imm3		Rn	Rd	н	ж	16	Т
Move	MOVS	(Rd),	@(imm8)		0	0	1	0	0		Rd		i i	- 87	8mmi	544			н	$\mathbf{I}$
Data processing		-	-		0	100 H	0	0	0	0	10000	ope	ode		Territory.	- 1				
Bitwise AND	AND5	(Rdn),	(Pm)		0	1	0	0	0	0	0	0		0	Rm	Rdn			×	
Exclusive OR	EORS	(Rdn),	(Pm)		0	1	0	0	0	0	0	0	0	1	Rm	Rdn			ж	$\perp$
Logical Shift Left	LSLS	(Rdn),	(Pm)		0	1	0	0	0	0	0	0		0	Rm	Rdn	ж		ж	
Logical Shift Right	LSRS	⟨Rdn⟩.	<pm></pm>		0	1	0	0	0	0	0	0	1	1	Rm	Rdn			×	
Arithmetic Shift Right	ASRS	⟨Rdn⟩,	(Rm>		0	1	0	0	0	0	0	1		0	Rm	Rdn	ж		18	
Add with Carry	ADC5	(Rdn),	(Rm)		0	1	0	0	0	0	0	1	0	1	Rm	Rdn	ж	н	16	$\perp$
Substract with Carry	SBCS	(Rdn),	(Pm)		0	1	0	0	0	0	0	1	1	0	Rm	Rdn	×	×	×	
Rotate Right	RORS	(Rdn),	<pm></pm>		0	1	0	0	0	0	0	1	1	1	Rm	Adn	ж		16	
Set Flags on bitwise AND	TST	<rn>,</rn>	<pm></pm>		0	1	0	0	0	0	1	0		0	Rm	Rn			16	
Reverse Substruct from 0	RSB5	⟨Rd>,	⟨Rn⟩,	40	0	1	0	0	0	0	1	0		1	Rn → Rm	Rd	H		16	
Compare Registers	CMP	(Rn),	(Rm)		0	1	0	0	0	0	1	0		0	Rm	Rn	ж	*	16	
Compare Negative	CMN	(Rn),	(Pm)		0	1	0	0	0	0	1	0		1	Rm	Rn	и	н	16	
Logical DR	ORRS	(Rdn),	(Pm)		0	1	0	0	0	0	1	1		0	Rm	Rdn	_	_	ж	
Multiply Two Registers	MULS	<rdm>,</rdm>	(Bn),	<pidm></pidm>	0	1	0	0	0		1	1	0	1	Rin → Rim	Rdm	_	_	×	
Bit Clear	BIC S	(Rdn),	(Rm)		0	1	0	0	0		1	1	1	0	Rm	Rdn	_		H	
Bitwise NOT	MVNS	⟨Rd⟩,	(Pm)	-	0	1	0	0			_	1	1	1	Flm	Rd	_	_	16	_
Load / Store	0.10		1000 =		100	0	0	90m 89		pcod			032200	10000		W			1000	
Store Register	STR	⟨R⊘,		(dmmi)	1		0	1	0	_	Rt	_			imm8		_	_	-	+
Load Register	LDR	(Ro),	[SP], W	(imm8>1)	1		0	1	1	_	Rt	_			8mmi		_	_	_	-
Miscellaneous 16-bit instructions	100	100.1	-00	-	-	0	100,000	100 00	_			ecod								-
Add Immediate to SP	ADD	[SP]	SP,	# <imm?></imm?>	1		1	1				0	0		imm		_	_	_	-
Substract Immediate from SP	SUB	[SP.]	SP.	# <imm7></imm7>	1	0	1	1	0	0		0	1	_	imm Smmi		_	-	200	-
Conditional Branch	В	<label></label>	53	-	Р.	100	0	100		CO							-	HUER	FILE	
égalité	BEQ	(label)		_	1	1	0	1	0			0			Smmi Smmi		_			+
différence	BNE	(label)		_	1	1	0	1		0	0	1			imm8			_		
retenue	BCS	(label)	_	_	1	1	0	1	0	0	1	0			immo imm8		1	-		
pas de retenue	BCC	(label)		_	1	1	0		0		0	0			immo imm8	- 2	0	-	1	_
négatif positif ou nul	BPL	(label)			1	1	0	1	0	1	0	1		_	imm8		_		0	
	BVS	(label)		_	H			1	0	1	1				imm8		-		U	_
dépassement de capacité pas de dépassement de capacité	BVS	(label)			H	1	0	+	0	1	+	0			inmo		_	0	-	_
	BHI	(label)			H	+	0	+	1	0	0	0			imm8				8.2 =	- 0
supérieur (non signé) inférieur ou égal (non signé)	BLS	(label)		-	H		0	1	1		0	1			imm8				88.2	
supérieur ou égal (signé)	BGE	(label)		-	H	1	0		1	0		0			imm8		<u> </u>		== V	- 1
superieur ou egal (signe) inférieur (signé)	BLT	<label></label>			H	+	0	1	1	0	1	1			imm8				- V	
	BGT	(label)			H	1	0	+	1	1	0	0			imm8		-		8.N=	- U
supérieur (signé) inférieur ou égal (signé)	BLE	(label)			H	1	0	1	1		0	1			imm8				II Z ! =	
inferieur ou egal (signe) touiours vrai	BAL	(label)		-	H		0	+	1	1	1	0			imm8			C== )	11 6 18	¥
continue execution	BAL	(label)	_		H	-	1	0	0	-		U			immo					

```
def __lsls(args: list, instruction_number: int = None) -> str:
    """Parse the lsls instruction. (Logical Shift Left) LSLS Rd, Rm, #<imm5> or LSLS Rdn, Rm"""
    if args[-1].startswith("#"):
        return "00000" + Parser.__get_immediate(args[-1], 5) + Parser.__get_register(args[1]) + Parser.__get_register(args[0])
    return "0100000010" + Parser.__get_register(args[1]) + Parser.__get_register(args[0])
```

```
@staticmethod
def __get_immediate(immediate: str, size: int, division_by_4: bool = False) -> str:
    """Get the binary representation of an immediate.

Args:
    immediate (str): The immediate to get the binary representation of.

Returns:
    str: The binary representation of the immediate.
    """

if immediate[1:] == 'sp':
    return '0' * size
    return bin(int(immediate[1:]))[2:].zfill(size) if not division_by_4 else bin(int(immediate[1:]) // 4)[2:].zfill(size)
```

```
@staticmethod
def __get_register(register: str) -> str:
    """Get the binary representation of a register.

Args:
    register (str): The register to get the binary representation of.

Returns:
    str: The binary representation of the register.
    """
    return bin(int(register[1:]))[2:].zfill(DEFAULT_REGISTER_SIZE)
```

#### Assembleur (python)

```
__get_label_offset(instruction_number: int, label: str, size: int) -> str:
"""Get the the binary representation of a label offset.
Args:
   label (str): The label to get the offset as binary representation of.
Returns:
   str: The binary representation of the label offset.
....
i = 0
for instruction in parsed asm code:
   if instruction[0] == label + ":":
       return bin(2**size + i - instruction_number - 3)[-size:]
   elif instruction[0].endswith(':'):
        continue
   i += 1
raise Exception(f"Error: Label {label} not defined.")
```


```
def __ble(args: list, instruction_number: int = None) -> str:
    """Parse the ble instruction. (Branch if less or equal) BLE <label> (with label written on 8 bits as imm8)"""
    return "11011101" + __get_label_offset(instruction_number, args[0], 8)

def __bal(args: list, instruction_number: int = None) -> str:
    """Parse the bal instruction. (Branch and link) BAL <label> (with label written on 8 bits as imm8)"""
    return "11011110" + __get_label_offset(instruction_number, args[0], 8)

def __b(args: list, instruction_number: int = None) -> str:
    """Parse the b instruction. (Branch) B <label> (with label written on 11 bits as imm11)"""
    return "11100" + __get_label_offset(instruction_number, args[0], 11)
```

<- Fonction interne à la fonction principale de parsing (ayant accès à la variable parsed\_asm\_code)

#### Démonstration du simulateur Logisim



#### Passage des tests (Parser)

```
C:\Users\marcp\Documents\Programming\Python\Projet PARM\asm>asm2mc.py
Testing or compiling? (t/c)
Testing tests\conditional\branch.s...
Test passed for tests\conditional\branch.s
Testing tests\data_processing\1-4_instructions.s...
Test passed for tests\data_processing\1-4_instructions.s
Testing tests\data_processing\11-12_instructions.s...
Test passed for tests\data_processing\11-12_instructions.s
Testing tests\data_processing\13-16_instructions.s...
Test passed for tests\data_processing\13-16_instructions.s
Testing tests\data_processing\5-10_instructions.s...
Test passed for tests\data_processing\5-10_instructions.s
Testing tests\load_store\load_store.s...
Test passed for tests\load_store\load_store.s
Testing tests\miscellaneous\sp.s...
Test passed for tests\miscellaneous\sp.s
Testing tests\more\calckeyb.s...
Test passed for tests\more\calckeyb.s
Testing tests\more\calculator.s...
Test passed for tests\more\calculator.s
Testing tests\more\simple_add.s...
Test passed for tests\more\simple_add.s
Testing tests\more\testfp.s...
Test passed for tests\more\testfp.s
Testing tests\more\ttv.s...
Test passed for tests\more\tty.s
Testing tests\shift_add_sub_mov\1-4_instructions.s...
Test passed for tests\shift_add_sub_mov\1-4_instructions.s
Testing tests\shift_add_sub_mov\5-8_instructions.s...
Test passed for tests\shift_add_sub_mov\5-8_instructions.s
```

```
test_folder = TESTS_PATH if TESTS_PATH.endswith('/') else TESTS_PATH + '/' # Ensure we have a well-formed path
asm_files = glob(f"{test_folder}**/*.s", recursive=True)
answer = input("Testing or compiling? (t/c)\n")
test = True if answer.lower() == 't' else False
for asm file in asm files:
    if test:
       print(f"Testing {asm_file} ... ")
    with open(asm_file, "r") as f:
        asm_code = f.read()
        machine_code = Parser.parse_asm_into_machine_code(asm_code)
    bin_file = ''.join(asm_file.split('.')[:-1]) + ".bin"
        with open(bin_file, "r") as f:
            expected_machine_code = ''.join(f.readlines()[1:])
            if machine_code.strip() # expected_machine_code.strip():
                print(f"Error in: {asm_file}:")
                print(f"1: {expected_machine_code}", end='')
                print(f"2: {machine_code}")
                exit(1)
                print(f"Test passed for {asm_file}")
    else:
        with open(bin_file, "w") as f:
            f.write(BINARY_HEADER + '\n' + machine_code.strip())
```

#### Fin de la présentation

Questions