


LPRF Bypass Capacitors & DC-DC Passives

The diagram illustrates the power management section of a PCB layout, divided into three main functional areas:

- LPRF Bypass Capacitors & DC-DC Passives:** This section shows the power input from **V_SWITCH** through a resistor **L2** (BLM18HE152SN1D, 1500 ohm) to the **VDD5** pin. It includes bypass capacitors **C1** (0.1F), **C2** (0.1F), **C3** (0.1F), **C4** (10F), and **C8** (0.1F) connected to ground. The **VDD5** pin is also connected to **Pin 13**, **Pin 22**, **Pin 44**, and **Pin 34**.
- Debug Interface (调试接口):** This section shows the connection to a **J3** header (Header 5X2) for debugging. It includes pins for **SWO**, **DIO 2**, **DIO 3**, **GND**, **JTAG_TMS**, **JTAG_TCK**, **JTAG_TDO**, **JTAG_TDI**, and **nRESET**.
- Power Selection Switch (电源选择开关):** This section shows the connection to a **V_SWITCH** pin, which is connected to the **DCDC_SW** pin. It includes an inductor **L1** (CKS2125100M-T, 10H) and capacitors **C5** (22F), **C6** (0.1F), and **C7** (0.1F) connected to ground. The **DCDC_SW** pin is also connected to **Pin 33**, **Pin 45**, and **Pin 48**.




源地工作室<http://vcc-gnd.taobao.com/>
论坛地址: <http://www.vcc-gnd.com/>

Figure 1: Oscillator circuit. It features a TSX-3225 24.000MF20G-AC3 24 MHz crystal (Y1) connected to a microcontroller pin 1. A 12pF capacitor (C23) is connected to pin 2. A second crystal (Y2) is connected to pin 2, with a 12pF capacitor (C24) to pin 1 and another 12pF capacitor (C25) to ground. A 32.768KHZ FC-12M 32.7680KA-A3 crystal is also shown.

Figure 2: LED indicator circuit. It shows two LEDs, LED0 and LED1, connected to DIO30 and DIO31 respectively. Each LED is in series with a 1k,0603 resistor (R2 and R1). The LEDs are connected to ground (GND).

Figure 3: External circuit interface. It shows a 12x2 header (Header 12X2) with pins 1 through 15. The connections are as follows: DIO 1 to pin 24, DIO 2 to pin 23, DIO 3 to pin 22, DIO 4 to pin 21, DIO 5 to pin 20, DIO 6 to pin 19, DIO 7 to pin 18, DIO 8 to pin 17, DIO 9 to pin 16, DIO 10 to pin 15, DIO 11 to pin 14, DIO 12 to pin 13, DIO 13 to pin 12, DIO 14 to pin 11, DIO 15 to pin 10. nRESET is connected to pin 8, GND to pin 7, and V_SWITCH to pin 6. JTAG_TCK is connected to pin 5, JTAG_TMS to pin 4, and JTAG_TMS to pin 3. V_SWITCH is connected to pin 2.



论坛地址：<http://www.vcc-gnd.com/>

 **TEXAS
INSTRUMENTS**
<http://www.ti.com>
Texas Instruments Copyright Year