# Riot board


### INDEX

SCHEMATIC	PAGE
01.CONVER PAGE	01
02. SCHEMATIC HISTORY	02
03.System Block	03
04 Main Power	04
05 PMIC	05
06 CPU Power	06
07 IMX6Q_SOC_A	07
08 IMX6Q_SOC_B	08
09 IMX6Q_SOC_C	09
10 DDR3	10
11 eMMC	11
12 HDMI/TF	12
13 RGMII	13
14 AUDIO	14
15 SD/TF Card	15
16 USB Hub	16
17 Camera	17
18 Boot/UART2	18

Design	<design></design>	Embest Tech Co. LTD	,
Review	<review></review>	TitleiMX6	
Authorize	<authorize></authorize>	Size Doc Name	Ver.
. 1 1		A3 01.CONVER PAGE	V1.
tandardize	<standardize></standardize>	Date Saturday, December 07, 2013 Sheet 1	of 20

## **Schematic History** 2013-07-19 1.update all the parts reference to fix drc error 2.change bus SDA\_SD4\_\* to SDA\_SD2\_\* on PAGE(15) 3.add I2C2\_SCL/SDA connect to PMIC (PAGE05) 4.remove TPS3808G33DBVT (PAGE18), use PMIC internal reset for IMX6(PAGE05) 2013-08-01 1.Separate RJ45+Dual USB Design <design> **Embest Tech Co. LTD** Review TitleiMX6 Authorize Size Doc Name Ver. 02.Schematic History V1.b АЗ Standardize Date Saturday, December 07, 2013 Sheet 2 of 20


### **SYSTEM BLOCK**




PCB1 PCB


Design	<design></design>	Embest Info & Tech Co. LTD	
Review	<review></review>	TitleiMX6	
Authorize	<authorize></authorize>	Size Doc Name	Ver.
Standardize	<standardize></standardize>	A3 03.SYSTEM BLOCK  Date Saturday, December 07, 2013 Sheet 3 o	V1. f 20
		Date Saturday, December 07, 2013 Sheet 3 0	1 20

## **Main Power**





## **PMIC Power Feed 3.5 A max**





## **Peripheral Power Supply 3.5 A max**





	)esign	<design></design>	Embest Info & Tech Co. LTD	
R	eview	<review></review>	TitleiMX6	
A	uthorize	<authorize></authorize>	Size Doc Name	Ver.
	1 1.		A3 04 MAIN POWER	V1.
Sta	andardize	<standardize></standardize>	Date Saturday, December 07, 2013 Sheet 4	of 20

#### **PMIC** VDD NVCC With low-inductive paths between VIN the voltage sources, either LDO decouples are 4.7 uF 0.22 uF or 0.47 uF may be used. for BOM consolidation. VGEN VGEN /INREEDDR LICELL LDO 3P3V\_PMU VCC\_1P2V 3P3V\_PMU 1.375 V SW3AB DDR\_1\_5V Hardware SW3ALX Default SW3ALX and SW3BLX are connected in single phase for Boot SW3RI Y with a single inductor,Feedback is taken from the SW3AFB pin and the SW3BFB pin must be left open SW4FE C58 10UF 10% 6.3V SWAIN SW4LX 1 SW2LX 3P3V PMU SP04B202M1U SWBSTLX SWBSTIN SWBSTFB C64 10UF\_10%\_6.3V 47UF/20%/6.3V NI [7,14] 12C1\_SDA >> R37 0R\S\\ 1 PMIC 12C SDA [7,14] 12C1\_SCL >> R38 0R/5% | PMIC 12C SCL C87 4.7UF\_10%\_10V [7] PMIC\_ON\_REQ >> R321 1K/1% 0402 NI C89 | 220nF 10% 25V | I →>> POR\_B [7,18,20] 1UF\_10% 10V | C70 I 4 R319 OR/5% (PMIC\_STBY\_REQ [7] STANDBY BOM Deviation - Change R26 from 10 kohm to 100 kohm to comply with PMIC data sheet. ICTEST PMIC I2C SCL 54 VDDOTP Programming Mode External Power -PMIC I2C SDA 53 Remove pull-up resistor, install series resistor, and connect + 8 V C71 4.7UF\_10%\_10V test point to 8 volts to MMPF0100NPAEF program PMIC fuses. For mass production, Freescale strongly recommends tying VDDIO to P3V3\_DELAYED to eliminate backfeed from the I2C port during power-up. VDD\_NVCC 3P3V\_PMU R29 NR/5% NI

#### Peripheral Power Rails


Peripheral Power Kalls						
Voltage (V)	Rail Name	Block	Power Source	Generate d By	Current Capability (A)	
12	VBAT	MLB	Wall Supply	MB	5.5	
		Para LCD				
	DEVO DELAVED	LVDS LCD				
5	P5V0_DELAYED	HDMI	Main Power	MB or Jack		
5		MIPI				
	P5V0_OTG_VBUS	USB			0.5	
	P5V0_H1_VBUS	USB	switcher	MB	0.8	
		NAND Flash		LT3680		
		SD Card				
	P3V3_DELAYED	NOR Flash	switcher			
		HDMI				
3.3		LVDS LCD			3.5	
5.5		Ethernet			5.5	
		UART				
		MIPI				
		Mini PCIE				
		MLB (MOST)				
3.0	P3V0_VDD_USB	USB	VDDUSB_CAP	iMX	-	
2.8	P2V8_VGEN6	MIPI	VGEN6	PMIC	0.2	
1.8	P1V8_SW4	MIPI	SW4	PMIC	1.0	
1.8	P1V8_VGEN4	SD Card	VGEN4	PMIC	0.35	
1.5	P1V5_DDR_SW3	DDR	SW3A/B	PMIC	2.5	
1.5	P1V5_VGEN2	Mini PCIE	VGEN2	PMIC	0.25	
1.5	ETH_VDDIO_REG	Ethernet	PHY - on-chip	AR8031	-	
0.75	POV75_REFDDR	DDR	VREFDDR	PMIC	0.01	


MB = Main board 26662


	PMIC Output Rails					
Regulator	Voltage (V)	Power-Up Sequence	Load			
VSNVS	3	0	VDD_SNVS_IN			
SW1A/B	1.375	1	VDDARM_IN			
SW1C	1.375	1	VDDSOC_IN			
SW2	3	2	VDDHIGH_IN			
VGEN2	1.5	2	mini PCIE connector			
SW3A/B	1.5	3	NVCC_DRAM, NVCC_RGMII (option)			
SW4	1.8	3	MIPI connector			
VGEN4	1.8	3	NVCC_SD3			
VGEN6	2.8	3	3V3_DELAYED enable, MIPI conn			
VREFDDR	0.75	3	DRAM_VREF			
VGEN5	2.5	3	Pwr LED & 5V0_DELAYED enable			
SWBST	0	N/A	Not used			
VGEN1	0	N/A	Not used			
VGEN3	0	N/A	Not used			


SW1A/B = 1.375 V for boot-up at ~800 MHz. Recommend that software increase SW1A/B to 1.425 V for 1 GHz operation.

Design	<design></design>	Embest Info & Tech Co. LTD	
Review	<review></review>	TitleiMX6	
Authorize	<authorize></authorize>		Ver.
Standardize	<standardize></standardize>	A2 05 PMIC  Date Saturday, December 07, 2013 Sheet 5 of	V1 20












Design	<design></design>	Embest Tech Co. LTD	
Review	<review></review>	TVI TANG	
		TitleiMX6	
Authorize	<authorize></authorize>	Size Doc Name	Ver.
a. 1 1		A3 09 IMX6Q_SOC_C	V1.
Standardize	<standardize></standardize>	Date Monday, December 09, 2013 Sheet 9	of 20








## **HDMI**





### **HDMI ESD Protected**
















## **Parallel**





## **CSI**





Review	Design	<design></design>	Embest Tech Co. LTD	
Standardiza A3 17 CAMERA V1.	Review	<review></review>	TitleiMX6	
Standardige	Authorize	<authorize></authorize>	Size Doc Name	Ver.
	Standardize	<standardize></standardize>		V1. 17 of 20





19 EXPANSION PORT

Date Saturday, December 07, 2013

Standardize

V1.b

Sheet 19 of 20

