VUT BRNO NXP LPC55S6X

NOV 2023 TOMAS VODA




SECURE CONNECTIONS FOR A SMARTER WORLD

PUBLIC

IXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.



NXP SCALABLE PROCESSING CONTINUUM





APPLICATIONS PROCESSORS

- Arm® Cortex®-A class and Cortex-M cores
- 600 MHz to 2 GHz performance
- Rich HMI experience
- Full open-source OS platforms





LPC55Sxx



SECURE CONNECTIONS FOR A SMARTER WORLD

PUBLIC






LPC5500 MCU SERIES

Key Features and Comparisons

 Nearly 20% performance improvement over Cortex-M4 based MCUs (over 50% vs Cortex-M23) with redesigned pipeline - up to two instructions per clock cycle

	Cortex- M0+	Cortex- M23	Cortex- M3	Cortex- M4	Cortex- M33
DMIPS/MHz	0.95	0.98	1.25	1.25	1.50
CoreMark [®] /MHz	2.46	2.50	3.32	3.40	4.02


- Tightly coupled accelerators with coprocessor interface & extensions (Arm's single precision FPU along with NXP accelerators)
- TrustZone for system-wide, secure resource isolation enabling trusted runtime execution and physical protection in embedded MCU applications




LPC5500 MCU SERIES ROADMAP

Arm CM7

Arm **CM33** Arm CM4






PUBLIC

LPC5500 MCU SERIES OVERVIEW

	LPC550x/S0x	LPC551x/S1x	LPC552x/S2x	LPC553x/S3x	LPC55S6x
Cortex-M33 Max Frequency	Up to 96MHz	Up to 150MHz	Up to 150MHz	Up to 150MHz & 8KB Cache	Up to 150MHz (w 2 nd M33)
Accelerators/ Co-processors	Crypto Accelerator	Crypto Accelerator	Crypto Accelerator	PowerQuad DSP, PKC	PowerQuad DSP, Crypto Accelerator
Flash	Up to 256 KB	Up to 256 KB	Up to 512KB	Up to 256KB	Up to 640KB
SRAM	Up to 96KB	Up to 96KB	Up to 256KB	Up to 112kB w Parity + 16kB ECC	Up to 320 KB
Security	TrustZone, HW SRAM PUF, Debug Authentication, real-time encryption/ decryption, TRNG, Secure boot, SHA-2, AES-256, PFR	TrustZone, HW SRAM PUF, Debug Authentication, real-time encryption/ decryption, TRNG, Secure boot, SHA-2, AES-256, PFR	HW SRAM PUF, Debug Authentication, real-time encryption/ decryption, TRNG, Secure boot, SHA-2, AES-256, PFR	CSS, TrustZone,HW SRAM PUF, Debug Authentication, real-time encryption/ decryption, TRNG, Secure boot, SHA-2, AES-256, PFR	TrustZone, HW SRAM PUF, Debug Authentication, real-time encryption/ decryption, TRNG, Secure boot, SHA-2, AES-256, PFR
CoreMarks	384	600	600	625	1150+ (Dual-core)
Serial Interfaces	Up to 8 FlexComm supporting USART, SPI, I2C and I2S. 1x HS LSPI	Up to 8 FlexComm supporting USART, SPI, I2C and I2S. 1x HS LSPI	Up to 8 FlexComm supporting USART, SPI, I2C and I2S. 1x HS LSPI	Up to 8 FlexComm supporting USART, SPI, I2C and I2S. 1x HS LSPI	Up to 8 FlexComm supporting USART, SPI, I2C and I2S. 1x HS LSPI
USB	-	USB FS w/PHY	USB FS w/PHY, USB HS w/PHY	USB FS w/PHY	USB FS w/PHY, USB HS w/PHY
SDIO		-	SDIO/SD/MMC	-	SDIO/SD/MMC
FlexSPI				Support 2 SPI Flash or 1 Flash + 1 PSRAM	
CAN	CAN FD/ CAN 2.0	CAN FD/CAN 2.0	-	CAN FD/CAN 2.0	.
ADC	2x 16b 2 Msps	2x 16b 2 Msps	2x 16b 1 Msps	4x 16b 2 Msps (4x12b 3.13Msps)	2x 16b 1 Msps
GPIO	Up to 45	Up to 64	Up to 64	Up to 66	Up to 64
Active Power Consumption	32uA/MHz	32uA/MHz	32uA/MHz	57uA/MHz	32uA/MHz
Packages	HTQFP64, HVQFN48	HTQFP64, HLQFP100, VFBGA98	HTQFP64, HLQFP100, VFBGA98	HTQFP64, HLQFP100, QFN48	HTQFP64, HLQFP100, VFBGA98



LPC55S6X BLOCK DIAGRAM



Core Platform

- Dual core Up to 150MHz Cortex-M33
 - Core 0:TrustZone, MPU, FPU, SIMD, DSP
 - Core 1: co-processor w/o extensions
- DSP Accelerator (PowerQUAD, w CP intf)
- CASPER crypto co-processor
- Secure Multilayer Bus Matrix

Memory

- Up to 640KB FLASH bank
- Up to 320KB RAM
- ROM

Timers

- 5 x 32b Timers
- SCTimer/PWM
- Multi-Rate Timer
- Windowed Watchdog Timer
- RTC
- Micro Timer
- OS Event Timer

Analog

- 16b ADC up to 10 ch
- Temperature Sensor
- Analog Comparator

Packages

• VFBGA98, HLQFP64, HLQFP100

Advanced Security

- AES-256 encryption/decryption engine
- SHA-2
- RNG
- mbedTLS library HW accelerated
- SRAM PUF for Key Generation support
- PRINCE real-time Encrypt/Decrypt for flash
- Debug authentication
- Protected Flash Region (PFR)
- Secure GPIO

Interfaces


- USB High-speed, on-chip PHY
- USB Full-speed (H/D), Crystal-less, on-chip PHY
- 1 x High-Speed SPI up to 50MHz (HS SPI)
- 8 x Flexcomms each supports SPI, I2C, UART, I2S

Clock generation


- FRO 96/12MHz trimmed to +/- 1% accuracy
- FRO 32kHz trimmed to +/- 1% accuracy
- FRO 1MHz
- XTAL input 1-25MHz
- XTAL input 32 768 Hz
- PLL0/PLL1

Other

- Buck DC-DC
- Operating voltage: 1.8 to 3.6V
- Temperature range: -40 to 105 °C



LPC553X / LPC55S3X BLOCK DIAGRAM



Core Platform

- Up to 150MHz Cortex-M33
 - TrustZone, MPU, FPU, SIMD, DSP
- DSP Accelerator (PowerQUAD, w CP intf)
- Secure Multilayer Bus Matrix

Memory

- Up to 256KB FLASH bank
 - 8kB Low Power Cache
- Up to 128KB RAM
 - 112KB with parity check
 - 16KB ECC RAM
- ROM

Timers

- 5 x 32b Timers
- SCTimer/PWM
- Muiti-Rate Timer
- Windowed Watchdog Timer
- RTC with Calendar function
- Micro Timer
- · OS Event Timer

Analog

- 4x 16b ADC (Single ended) up to 23 ch
 - 2M sps 16bit
 - 3.3M sps 12bit
 - Up to 8 Differential/ 16 Single Ended channels
- Temperature Sensor
- · 3x Analog Comparator
- 3x 12b 1Msps DAC
- 3x OpAmp

Packages

- HVQFN48. HLQFP64. HLQFP100
 - VFBGA98 and CSP upon request

Advanced Security

- AES-256, SHA-2, RNG
- ECC-256 (ECDSA, ECDH)
- PKC (Math accelerator)
- SRAM PUF for Key Generation support
- PRINCE real-time Encrypt/Decrypt for SPI flash
- Debug authentication
- Protected Flash Region (PFR)
- DICE and UID
- · Code Watchdog IP (CodeWDG)
- · Anti-tampering and Glitch Detector

Interfaces

- USB Full-speed (H/D), Crystal-less
- 1 x High-Speed SPI up to 50MHz (HS SPI)
- 8 x Flexcomms each supports SPI, I2C, UART, I2S
 - I2S Pin-sharing
- External SPI -FlexSPI Interface support XIP
 - Octal/Quad Flash
 - with 8kCache
 - PRINCE to encrypt & decrypt on the fly
- 1x CAN-FD
- 1x I3C
- 1x DMIC 2 ch
- 2x FlexPWM with 4 sub-modules, providing 12 PWM outputs
- 2x Quadrature Encoder/Decoder (QEI)


Other

- Buck DC-DC
- Operating voltage: 1.8 to 3.6V
- Two Main IO supplies (VDDIO_1: 1.8 V to 3.6 V, VDDIO_2: 1.08 v to 3.6 V).
- Temperature range: -40 to 105 °C



NXP LPC5500 MCU SERIES

POWER MODES



Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
ARM Cortex-	M33 (CPU0) in act	ive mode; ARM Cortex-M33 (CPU	l) in sleep	mode			
I _{DD}	supply current	CoreMark code executed from SRAMX; flash powered down					
		CCLK = 12 MHz	[2][3][3]	-	0.9	-	mA
		CCLK = 48 MHz	[2][3][3]	-	2.1	-	mA
		CCLK = 60 MHz	[2][3][3]	-	2.3	-	mA
		CCLK = 96 MHz	[2][3][3]	-	3.4	-	mA
		CCLK = 100 MHz	[3][3][4]	-	3.5	-	mA
		CCLK = 150 MHz	[3][3][4]	-	6.2	-	mA

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
ARM Cortex-M33 (CPU0) in sleep mode; ARM Cortex-M33 (CPU1) OFF (in reset, clock disabled)							
I _{DD}	supply current	CCLK = 12 MHz, PLL disabled	[1][2]	-	0.7	-	mΑ
		CCLK = 96 MHz, PLL disabled	[2][3]	-	2.7	-	mΑ

ym ol	Parameter	Conditions		Min	Typ[1][2]	Max ^[3]	Unit
D	supply current	Deep-sleep mode; all SRAM on T _{amb} = 25 °C, VBAT_DCDC = 3.0 v	[2]	-	110	135	μΑ
		T _{amb} = 25 °C, VBAT_DCDC = 1.8 v	[2]	-	148	191	μΑ
		T _{amb} = 105 °C, VBAT_DCDC = 3.0 v		-	-	<tbd></tbd>	μΑ
		Power-down mode.	[2]				
		SRAM_X2 (4 KB) powered					
		T _{amb} = 25 °C, VBAT_DCDC = 3.0 v		-	3.9	4.5	μΑ
		SRAM_X2 (4 KB) powered					
		T _{amb} = 105 °C, VBAT_DCDC = 3.0 v		-	-	<tbd></tbd>	μΑ
		SRAM_X2 and SRAM_X3 (8 KB) powered					
		T _{amb} = 25 °C, VBAT_DCDC = 3.0 v		-	4.0	-	μΑ
		320 KB full retention					
		T _{amb} = 25 °C, VBAT_DCDC = 3.0 v		-	13	15	μΑ
		320 KB full retention					
		T _{amb} = 25 °C, VBAT_DCDC = 3.6 v		-	14	16	μΑ
		320 KB full retention					
		T _{amb} = 105 °C, VBAT_DCDC = 3.0 v		-	-	<tbd></tbd>	μΑ
		Deep power-down mode;	[2]				
		RTC oscillator input grounded (RTC oscillator disabled, 4 KB SRAM powered)					
		T _{amb} = 25 °C. VBAT_DCDC = 3.0 v		-	590	750	nA
		T _{amb} = 105 °C, VBAT_DCDC = 3.0 v		-	-	<tbd></tbd>	μΑ
		RTC oscillator running with external crystal (4 KB SRAM powered)		-	790	-	nA

SDK & Ecosystem



SECURE CONNECTIONS FOR A SMARTER WORLD

PUBLIC





THE MCUXPRESSO ECOSYSTEM



Core Technologies from NXP

- MCUXpresso SDK
- MCUXpresso Config Tools
- For Arm® Cortex-M®
 - MCUXpresso IDE
 - MCUXpresso Secure Provisioning Tool

Enabling Software Technologies

- Run time software libraries and middleware
- Enable customers to focus on differentiation
- From NXP and partners

> Enabling Tools Technologies

- Partner IDEs
 - Debug Probes
 - Development Boards
 - From NXP and partners







MCUXpresso Software and Tools

for General Purpose MCUs and Crossover processors



MCUXpresso IDE

Edit, compile, debug and optimize in an intuitive and powerful IDE



MCUXpresso SDK

Runtime software including peripheral drivers, middleware, RTOS, demos and more



MCUXpresso Config Tools


Online and desktop tool suite for system configuration and optimization




MCUXpresso Secure Provisioning Tool

Graphical and command line tool for securely provisioning and programming MCUs with secure boot

STREAMLINED MCUXPRESSO DEVELOPMENT FLOW



MCUXPRESSO SDK SOFTWARE FRAMEWORK AND DRIVERS

















Architecture.

- CMSIS-CORE compatible
- Single driver for each peripheral
- Transactional APIs w/ optional DMA support for communication peripherals

Integrated RTOS options:

- Azure RTOS ThreadX
- FreeRTOS
- RTOS-native driver wrappers

Enabling SW Technologies:

- Connectivity (wired/wireless)
- HMI (Graphics, Voice, Touch)
- Audio
- Motor Control
- · eIQ Machine Learning
- · Cloud connectivity
- Accelerators and specialized peripherals
- Safety
- Security
- Storage

Reference Software:

- Peripheral driver usage examples
- Application demos
- Azure RTOS and FreeRTOS usage demos
- IoT connectivity examples

License:

- BSD 3-clause for startup, drivers, USB stack
- All code Black Duck scanned

Download options:

- · Custom SDK web builder for optimized download size
- Direct download within MCUXpresso
- GitHub repository leveraging community engagement
- CMSIS Packs for supported toolchains

Toolchains:

- MCUXpresso IDE
- IAR®, ARM® Keil®, GCC w/ Cmake

Quality:

- · Production-grade software
- · Consistent API architecture across all releases
- MISRA 2012 compliance
- Checked with Coverity® static analysis tools
- **Extensive Continuous Integration testing** across range of compatible development boards, supported toolchains, and debug probes



MCUXpresso Tools Install



SECURE CONNECTIONS FOR A SMARTER WORLD









Core Technologies

MCUXpresso IDE

Integrated development environment (IDE)

An easy-to-use integrated development environment (IDE) for creating, building, debugging and optimizing your application.

MCUXpresso Config Tools

System configuration tools

A comprehensive suite of system configuration tools, including pins, clocks, peripherals and more.

MCUXpresso Secure Provisioning Tool

Secure Provisioning

A tool designed for secure provisioning, generation and management of keys, signatures and certificates.

"MCUXpresso IDE includes Config Tools and SDK download Option inside"

Install MCUXpresso Config Tools stand Alone (Optional)





Download MCUXpresso SDK (Optional)






- MCUXpresso SDK Builder
- https://mcuxpresso.nxp.com/en/welcome






Download SDK




Download SDK




Install SDK inside the IDE






- Filter: "55s6"
- Select the Board




 Install Installing Software FlexIO ☐ Fre Fetching com.nxp.mcuxpresso.sdk.sdk_2.x_lp...plugins/ (86.43MB of 102.94MB at 4.95MB/s) Always run in background Run in Background Details >> Cancel Install and Create Project Install and Import Examples Uninstall Install Cancel 2 1 **PUBLIC**


Installed SDKs View



MCUXPRESSO SDK API

- Importing Demo code drivers will help to understand how to use API drivers.
- Download SDK Documentation





Project Import




SECURE CONNECTIONS FOR A SMARTER WORLD

PUBLIC





MCUXPRESSO PROJECT IMPORT

Import Example from SDK












MCUXPRESSO PROJECT IMPORT

Basic Baremetal Project



```
int main(void)
    char ch;
    /* Init board hardware. */
    /* set BOD VBAT level to 1.65V */
    POWER SetBodVbatLevel(kPOWER BodVbatLevel1650mv, kPOWER BodHystLevel50mv, false);
    /* attach main clock divide to FLEXCOMM0 (debug console) */
    CLOCK_AttachClk(BOARD_DEBUG_UART_CLK_ATTACH);
    BOARD InitBootPins();
    BOARD InitBootClocks();
    BOARD InitDebugConsole();
#if !defined(DONT ENABLE FLASH PREFETCH)
    /* enable flash prefetch for better performance */
    SYSCON->FMCCR |= SYSCON FMCCR PREFEN MASK;
#endif
    PRINTF("hello world.\r\n");
    while (1)
        ch = GETCHAR();
        PUTCHAR(ch);
```

Project Main Settings review



SECURE CONNECTIONS FOR A SMARTER WORLD


ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2022 NXP B.V.





PROJECT SETTINGS


Expand Project Settings in the Project Folder



PUBLIC

PROJECT SETTINGS

Managed Linker Script



Project SDK Components



SECURE CONNECTIONS

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.


ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2022 NXP B.V.






SDK COMPONENTS

Click on "Managed SDK Components" icon







Available SDK components	
☑ Copy sources ☑ Import other files	•
- Import other mes	
Components	
Add or remove SDK software components	
Operating Systems Drivers CMSIS Drivers CMSIS Include	de Utilities Middleware
Middleware	
type to filter	
Name	Description
> 🗌 喜 File System	
> 🗌 🛢 FreeMASTER	
> 🗌 🚪 Graphics	
> 🗌 🚪 Motor Control	
> 🗌 🚪 Operating System	
> 🗌 喜 Security	
> □ ≣ USB	
☐ 🖟 maestro_framework	MCU Maestro Aud
☐ 🍻 mbedcrypto	Mbed Crypto libra
☐ 🖟 motor_control	Motor Control Adv
☐ 🍪 rtcesl	Real Time Control




SDK COMPONENTS

Selecting a new component, relevant files are added to project









PUBLIC

Project SDK DEFINITIONS



SECURE CONNECTIONS FOR A SMARTER WORLD









SDK DEFINITIONS

Enable float support for PRINTF







Project Build and Debug





SECURE CONNECTIONS FOR A SMARTER WORLD






MCUXPRESSO PROJECT BUILD








MCUXPRESSO PROJECT DEBUG






```
✓ LS Ipcxpresso55s36_hello_world LinkServer Debug [C/C++ (NXP Semiconductors) MCU Applica
  ✓ Ipcxpresso55s36_hello_world.axf [LPC55S36 (cortex-m33)]

→ 


M Thread #1 1 (Suspended: Breakpoint)


        main() at hello world.c:36 0x7f2
    arm-none-eabi-gdb (10.2.90.20210621)
ic hello_world.c X in sin.h ic sin.c ic 0x20005840
* @brief Main function
30⊖ int main(void)
31 {
32
        char ch;
33
34
        /* Init board hardware. */
35
        /* attach main clock divide to FLEXCOMM0 (debug console) */
        CLOCK_SetClkDiv(kCLOCK_DivFlexcom0Clk, Ou, false);
        CLOCK SetClkDiv(kCLOCK DivFlexcom@Clk, 1u, true);
37
        CLOCK_AttachClk(BOARD_DEBUG_UART_CLK_ATTACH);
38
39
        BOARD InitPins();
40
41
        BOARD_BootClockPLL150M();
        BOARD_InitDebugConsole();
43
44
        PRINTF("hello world.\r\n");
```







Debugger: Variables





Live View







Config Tools (Pins)




SECURE CONNECTIONS FOR A SMARTER WORLD









MCUXPRESSO CONFIG TOOLS: PINS






MCUXPRESSO CONFIG TOOLS: PINS


Export Pins to Excel






MCUXPRESSO CONFIG TOOLS: PINS

PINS FUNCTIONAL GROUPS



CODE UPDATE



Config Tools (Clock)




SECURE CONNECTIONS FOR A SMARTER WORLD








MCUXPRESSO CONFIG TOOLS: CLOCKS






MCUXPRESSO CONFIG TOOLS: CLOCKS

• CLOCK CONFIGURATIONS (FUNCTIONAL GROUPS)



MCUXPRESSO CONFIG TOOLS: CLOCKS

CTIMER CLOCK ENABLE



PUBLIC

Config Tools (Peripherals)




SECURE CONNECTIONS FOR A SMARTER WORLD






MCUXPRESSO CONFIG TOOLS: PERIPHERALS

- In some projects Peripherals Tool is disable, Enable it
- Update Code





Call Init Peripherals function



MCUXPRESSO CONFIG TOOLS: PERIPHERALS

Components and Peripherals





CTIMER




SECURE CONNECTIONS FOR A SMARTER WORLD


PUBLIC







- Ctimer peripheral input clock
 - Common clock for match0-3 and capture0-3
- Match0 settings





API Information

PWM setup operations Deprecated List ▼ API Reference status t CTIMER SetupPwmPeriod (CTIMER Type *base, const ctimer i ▶ ANACTRL: Analog Control Driver Configures the PWM signal parameters. More.. CASPER: The Cryptographic Acce status t CTIMER SetupPwm (CTIMER Type *base, const ctimer match ▶ CDOG Configures the PWM signal parameters. More.. CMP: Analog Comparator Driver static void CTIMER UpdatePwmPulsePeriod (CTIMER Type *base, ctimer CODEC Driver ▶ CRC: Cyclic Redundancy Check D Updates the pulse period of an active PWM signal. More... CTIMER: Standard counter/timers void CTIMER UpdatePwmDutycycle (CTIMER Type *base, const ctin Clock Driver Updates the duty cycle of an active PWM signal. More... Common Driver DMA: Direct Memory Access Contil Interrupt Interface Debug Console ▶ FLEXCOMM: FLEXCOMM Driver static void CTIMER EnableInterrupts (CTIMER Type *base, uint32 t ma ▶ GINT: Group GPIO Input Interrupt Enables the selected Timer interrupts. More... ► GPIO: General Purpose I/O static void CTIMER DisableInterrupts (CTIMER Type *base, uint32 t ma ► Hashcrypt: The Cryptographic Acc Disables the selected Timer interrupts. More... Hashcrypt_driver static uint32 t CTIMER GetEnabledInterrupts (CTIMER Type *base) ▶ I2C FreeRTOS Driver Gets the enabled Timer interrupts. More... ▶ 12C: Inter-Integrated Circuit Driver ▶ I2S: I2S Driver Status Interface 12c_cmsis_driver I2c_dma_driver static uint32 t CTIMER GetStatusFlags (CTIMER Type *base) I2s_dma_driver Gets the Timer status flags. More .. ▶ INPUTMUX: Input Multiplexing Driv static void CTIMER ClearStatusFlags (CTIMER Type *base, uint32 t ma ▶ IOCON: I/O pin configuration Clears the Timer status flags. More. ► LPADC: 12-bit SAR Analog-to-Digi ▶ MCAN: Controller Area Network Di Counter Start and Stop MRT: Multi-Rate Timer Notification Framework static void CTIMER StartTimer (CTIMER Type *base)



PUBLIC

Code Modification

Write "CTIMER_" and CTRL + SPACE

```
#include "fsl_device_registers.h"
#include "fsl_debug_console.h"
#include "pin_mux.h"
#include "clock_config.h"
#include "board.h"
#include "peripherals.h"
```

```
void TimerIRQ(uint32 t flags)
28
29
30
31
    * @brief Main function
39⊖ int main(void)
        char ch;
       /* Init board hardware. */
       /* attach main clock divide to FLEXCOMM0 (debug console) */
       CLOCK SetClkDiv(kCLOCK DivFlexcom0Clk, Ou, false);
       CLOCK_SetClkDiv(kCLOCK_DivFlexcom0Clk, 1u, true);
        CLOCK_AttachClk(BOARD_DEBUG_UART_CLK_ATTACH);
        BOARD InitPins();
        BOARD BootClockPLL150M();
        BOARD InitDebugConsole();
       BOARD InitPeripherals();
        PRINTF("hello world.\r\n");
       CTIMER_StartTimer(CTIMER1_PERIPHERAL)
        while (1)
            ch = GETCHAR();
            PUTCHAR(ch);
```



MCUXPRESSO CONFIG TOOLS: SIN WAVE

Add "sin wave" generation

```
void Generate_sin_table_float(float *table, uint32_t length,float amplitude,
float frequency)
uint32 t index;
float theta, sample time;
sample_time=1.0f/(frequency * (float)length);
for(index=0;index < length;index++)</pre>
theta= 2.0f * PI * frequency * sample_time * (float)index;
table[index]=amplitude * sin(theta);
```

MCUXPRESSO CONFIG TOOLS: SIN WAVE

"sin wave" generation (PowerQuad Version)


```
#include "fsl_powerquad.h"
```


```
BOARD_InitPins();
BOARD_BootClockPLL150M();
BOARD_InitDebugConsole();
BOARD_InitPeripherals();
PQ_Init(POWERQUAD);
```

```
void Generate sin table float(float *table, uint32 t length,float amplitude, float frequency)
uint32 t index;
float theta, sample time, result;
sample time=1.0f/(frequency * (float)length);
for(index=0;index < length;index++)</pre>
theta= 2.0f * PI * frequency * sample time * (float)index;
#if USE POWERQUAD
PQ SinF32(&theta, &result);
table[index]=amplitude * result;
#else
table[index]=amplitude * sin(theta);
#endif
```

MCUXPRESSO CONFIG TOOLS: SIN WAVE (SW VS POWERQUAD)

Execution comparative







MCUXPRESSO CONFIG TOOLS: SIN WAVE

"sin wave" generation (Visualization) - Live View

```
float Sample_f;
uint32_t index=0;
float SinTable_f[TABLE_LENGHT];
```




```
Generate_sin_table_float(&SinTable_f[0],TABLE_LENGHT,1.0f, 1.0f);
```







CTIMER2



- EVK Schematic
 - Led blue at PIO1_4







SECURE CONNECTIONS FOR A SMARTER WORLD