

NIOS Pixel

Last updated 7/23/19




SDRAM Controller

Requires a -3ns clock offset for our clock frequency and DRAM



Creates the signals required to r/w the SDRAM (does not provide the DRAM clk)

Pixel Buffer DMA Controller



Reads frames from external memory and passes them into the video processing chain

RGB Resampler

16-Bit RGB — This format uses 5 bits for red, and 6 bits for green and 5 bits for blue as shown in Figure 9.
 This mode is defined as 16 bits per symbol and one symbol per beat.






Figure 9. 16-bit RGB Color Space.




Converts from 16bit RGB to 30bit RGB

Scaler




Scales the video by replicating pixels or removing pixels

Dual Clock FIFO



Allows different incoming and outgoing data rates


VGA Controller Block



Creates and drives the required VGA signals

- Create a new Quartus project
 - Do not select a Simulation Tool in EDA Tool Settings

Open Tools → Platform Designer



- Add a PLL
 - Basic Functions → Clocks; PLLs and Resets → PLL →
 ALTPLL Intel FPGA IP


50MHz input clock no areset or locked

 $c0 \rightarrow 100MHz$

 $c1 \rightarrow 100MHz$

-3ns phase shift (watch for the units)

 $c2 \rightarrow 25MHz$




Add NIOS

Processors and Peripherals

 Embedded Processors

NIOS II Processor


NIOS II/f



- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...

RAM

Size = 100,000 bytes




- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval
 Timer Intel FPGA IP
- Add System ID

Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel

FPGA IP


→ s1	Avalon Memory Mapped Slave	Double-click to export
→ reset1	Reset Input	Double-click to export
☐ jtag_uart_0	JTAG UART Intel FPGA IP	
→ dk	Clock Input	Double-click to export
→ reset	Reset Input	Double-click to export
→ avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export
irq	Interrupt Sender	Double-click to export
☐ timer_0	Interval Timer Intel FPGA IP	
→ dk	Clock Input	Double-click to export
→ reset	Reset Input	Double-click to export
→ s1	Avalon Memory Mapped Slave	Double-click to export
— irq	Interrupt Sender	Double-click to export
sysid_qsys_0	System ID Peripheral Intel FPGA IP	
→ dk	Clock Input	Double-click to export
→ reset	Reset Input	Double-click to export
→ control slave	Avalon Memory Mapped Slave	Double-click to export
	reset1 jtag_uart_0 dk reset avalon_jtag_slave irq timer_0 dk reset irq sysid_qsys_0 dk reset reset irq reset res	reset1 Reset Input jtag_uart_0

- Connect up basic NIOS system
 - PLL Inputs




Connect to the data_master


- Connect up basic NIOS system
 - NIOS Inputs



- Connect up basic NIOS system
 - On-chip Memory




- Connect up basic NIOS system
 - JTAG, Timer, SysID



Connect to data master

Assign Priorities

- Connect up basic NIOS system
 - Assign the NIOS II Reset and Exception vectors



- Create Video System
 - SDRAM Controller
 - Library → Memory Interfaces and Controllers → SDRAM → SDRAM
 Controller

Memory Profile

16 bits

1 chip select

4 banks

13 rows

10 columns

Timing

CAS = 3

2 initialization refresh cycles

7.8125 us refresh command

100us delay after pu

70ns refresh duration


20ns pre-charge duration

20 ns Active R/W delay

5.5ns access time

14ns write recovery time

- Create Video System
 - Connect SDRAM Controller



0x01000000 → 16.7MBytes for the program

- Create Video System
 - Pixel Buffer DMA Controller

- 16bits x 320pixels x 240pixels
- \rightarrow 1,228,800 bits \rightarrow 153,600 bytes
- → 0x25800 bytes per screen buffer

 University Program → Audio and Video → Video → Pixel Buffer DMA Controller

x-y mode

Width - 320

Default Buffer Start – 0x01000000


Height – 240

Default Back Buffer Start - 0x01100000

Color space – 16bit RGB

Depends on the final memory map

Connect to SDRAM_Controller MM Slave




Connect to c0

Connect to data master

- Create Video System
 - RGB Resampler
 - University Program → Audio and Video → Video → RGB Resampler

16 bit RGB incoming30 bit RGB outgoing



- Create Video System
 - RGB Scaler

Connect to c0

University Program → Audio and Video → Video → Scaler

Width Scaling – 2

Height Scaling – 2


Width - 320

Height – 240

10 bits / symbol

3 symbols / beat


Connect to rgb_resampler streaming source



- Create Video System
 - Dual Clock FIFO
 - University Program → Audio and Video → Video → Dual Clock FIFO


Color Bits – 10

Color Planes - 3



- Create Video System
 - VGA Controller
 - University Program → Audio and Video → Video → VGA Controller
 - DE10-Lite
 - VGA Connector
 - VGA 640x480

Connect to dual_clock_buffer streaming source



Export and rename

NIOS II P

Create Vic

Assign Base Addresses

Platform Designer - unsaved.qsys* (D\GDrive\MSOE\19_Q1_EE3921\Projec
File Edit System Generate View Tools Help

Upgrade IP Cores...

Assign Base Addresses

Assign Interrupt Numbers

Assign Custom Instruction Opcodes


Librar

Bas

Show System With Platform Designer Interconnect

Remove Danqling Connections

Import Interface Requirements...



NIOS II F

Create Vic

On-chip Memory 0x04020000 - 0x0403869F CPU automatically updated

SDRAM 0x0000000 - 0x03FFFFFF

Peripherals 0x04041000 - 0x04041053


System: nios_pixel Path: video_rgb_resampler_0.reset ⊟ clk_0 Clock Source Clock Input exported clk in reset Reset Input reset Clock Output dk_0 dk reset Reset Output □ altpll_0 ALTPLL Intel FPGA IP inclk interface Clock Input Reset Input Double-click to export [inclk_interf. Avalon Memory Manned Slave [indk_interf... 0x0404 1030 0x0404_103f pll slave Double-click to export Clock Output altpll_0_c0 c1 Clock Output altpll_0_c1 Clock Output altpll_0_c2 □ 🗓 nios2_gen2_0 Nins II Processo Clock Input altpll_0_c0 clk Reset Input data master Avalon Memory Mapped Master [clk] Avalon Memory Mapped Master Interrupt Receiver [clk] IRQ 31 Reset Vector [dk] Reset vector memory: n slave Avalon Memory Mapped Slave 0x0404_0800 0x0404_0fff onchip_memory2_0.s1 Custom Instruction Master Reset vector offset: 0x00000000 On-Chip Memory (RAM or ROM) Intel Clock Input altpll 0 Reset vector: 0x04020000 Avalon Memory Mapped Slave Double-click to export [dk1] 0x0402_0000 x0403_869f Reset Input **Exception Vector** JTAG UART Intel FPGA IP Exception vector memory: onchip memory2 0.s1 Clock Input altpli 0 c0 Reset Input Exception vector offset: 0x00000020 [dk] Avalon Memory Mapped Slave 0x0404 1048 0x0404 104£ Exception vector: 0x04020020 Interrupt Sender Interval Timer Intel EPGA IP Clock Input altpll_0_c0 reset Reset Innut Double-click to export s1 Avalon Memory Mapped Slave 0x0404 1000 0x0404 101f Interrupt Sender $\overline{}$ System ID Peripheral Intel FPGA IP ☐ sysid_qsys_0 clk Clock Input altpll_0_c0 Reset Input control_slave Avalon Memory Mapped Slave [dk] 0x0404_1040 0x0404_1047 \checkmark □ new sdram controll. SDRAM Controller Intel FPGA IP altpll_0_c0 Clock Input Reset Input 0x0000_0000 x03ff_ffff Conduit wire dram wire $\overline{\vee}$ □ video pixel buffer ... Pixel Buffer DMA Controller Clock Input altpll_0_c0 [clk] Reset Input avalon_pixel_dma_ma.. . Avalon Memory Mapped Master avalon control slave Avalon Memory Mapped Slave [clk] 0x0404 1020 0x0404_102f Avalon Streaming Source avalon_pixel_source \checkmark RGB Resample Clock Input altpll_0_c0 Reset Input Double-click to export [dk] [dk] avalon rob sink Avalon Streaming Sink Avalon Memory Mapped Slave Double-click to export [dk] 0x0404_1050 0x0404_1053 avalon rgb slave [dk] avalon rob source Avalon Streaming Source $\overline{}$ □ video_scaler_0 Clock Input altoli 0 c0 [dk] avalon scaler sink Avalon Streaming Sink avalon_scaler_source Avalon Streaming Source ~ □ video_dual_clock_b... Dual-Clock ETEO Clock Input Double-click to export clock stream in altpli 0 c0 reset_stream_in Reset Input Iclock strea. clock stream out Clock Input altpll 0 c2 Double-click to export reset_stream_out Reset Input [clock_strea. [clock strea. Verify that the DMA front and back buffers are in this space [dk] external_interface vga out ላ∾ ታቲ · 🍞 🗑 Current filter:

System Contents 🔯 Address Map 🔯 Interconnect Requirements


- Create Video System
 - Check for errors



- Create Video System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - The first time you generate you must delete the last directory in the path – don't use the '...'



- Create Video System
 - Add the .qip file to the project



- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design
 - In Platform Designer: Generate → Show Instantiation Template
 - Copy and Paste into the new design where appropriate

```
component nios pixel is
  port (
                                        := 'X';
               : in std logic
    clk sdram clk : out std logic;
                                                       -- clk
    reset reset n : in std logic
                                           := 'X';
                                                       -- reset n
    sdram wire addr : out std logic vector(12 downto 0);
                                                                    -- addr
    sdram wire ba : out std logic vector(1 downto 0);
                                                                  -- ba
    sdram wire cas n : out std logic;
                                                          -- cas n
                                                         -- cke
    sdram wire cke : out std logic;
    sdram wire cs n : out std logic;
                                                         -- cs n
    sdram wire dq : inout std logic vector(15 downto 0) := (others => 'X'); -- dq
    sdram wire dqm : out std logic vector(1 downto 0);
                                                                   -- dam
    sdram wire ras n : out std logic;
                                                          -- ras n
    sdram wire we n : out std logic;
                                                          -- we n
    vga out CLK : out std logic;
                                                       -- CLK
    vga out HS
                  : out std logic;
                                                       -- HS
                                                       -- VS
    vga out VS : out std logic;
    vga out BLANK : out std logic;
                                                         -- BLANK
                                                        -- SYNC
    vga out SYNC : out std logic;
                 : out std logic vector(3 downto 0);
    vga out R
                                                                -- R
                 : out std logic vector(3 downto 0);
                                                                -- G
    vga out G
                 : out std logic vector(3 downto 0)
                                                               -- B
    vga out B
end component nios pixel;
```

```
u0: component nios pixel
 port map (
   clk clk
             => CONNECTED TO clk clk,
   clk sdram clk => CONNECTED TO clk sdram clk, -- clk sdram.clk
   reset reset n => CONNECTED TO reset reset n, -- reset.reset n
   sdram wire addr => CONNECTED TO sdram wire addr, -- sdram wire.addr
   sdram wire ba => CONNECTED TO sdram wire ba, --
   sdram wire cas n => CONNECTED TO sdram wire cas n, --
                                                            .cas n
   sdram wire cke => CONNECTED TO sdram wire cke, --
                                                          .cke
   sdram wire cs n => CONNECTED TO sdram wire cs n, --
                                                           .cs n
   sdram wire dg => CONNECTED TO sdram wire dg, --
                                                          .dq
   sdram wire dqm => CONNECTED TO sdram wire dqm, --
                                                            .dqm
   sdram wire ras n => CONNECTED TO sdram wire ras n, --
                                                            .ras n
   sdram wire we n => CONNECTED TO sdram wire we n, --
                                                             .we n
   vga out CLK => CONNECTED TO vga out CLK, -- vga out.CLK
   vga out HS
                => CONNECTED TO vga out HS,
                                                      .VS
   vga out VS => CONNECTED TO vga out VS,
   vga out BLANK => CONNECTED TO vga out BLANK, --
                                                          .BLANK
   vga out SYNC => CONNECTED TO vga out SYNC,
                                                         .SYNC
   vga out R
              => CONNECTED TO vga out R,
              => CONNECTED TO vga out G,
   vga out G
                => CONNECTED TO vga out B
   vga out B
                                                     .B
```

- Create DE10 Design
 - Instantiate into a VHDL file

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity nios pixel de10 is
       CLOCK 50:
                         in std logic;
       DRAM ADDR:
                         out std logic vector(12 downto 0);
       DRAM BA:
                         out std logic vector(1 downto 0);
       DRAM CAS N:
                         put std logic;
       DRAM CKE:
                         dut std logic;
       DRAM CS N:
                         out std logic;
       DRAM RAS N:
                         out std logic;
       DRAM_WE N:
                         out std logic;
       DRAM DQ:
                         in but std logic vector(15 downto 0);
       DRAM UDQM:
                         out std logic;
       DRAM LDQM:
                         out std logic;
       VGA HS:
                          dut std logic;
       VGA VS:
                         but std logic;
                         out std logic vector(3 downto 0);
       VGA R:
                         out std logic vector(3 downto 0);
       VGA G:
       VGA B:
                         out std logic vector(3 downto 0);
       DRAM CLK
                         out std logic
end entity;
```

Instantiation template component

```
architecture behavioral of nios pixel de10 is
   -- no signals
    component nios pixel is
       port (
                                  : in std logic
           clk clk
                                                           := 'X';
                                                                        -- clk
           clk sdram clk
                                  : out std logic;
                                                                       -- clk
           reset reset n
                                  : in std logic
                                                           := 'X';
                                                                        -- reset n
                                  : out std logic vector(12 downto 0);
           sdram wire addr
                                                                                  -- addr
           sdram wire ba
                                  : out std logic vector(1 downto 0);
                                                                                 -- ba
           sdram wire cas n
                                  : out std logic;
                                                                       -- cas n
           sdram wire cke
                                  : out std logic;
                                                                       -- cke
           sdram wire cs n
                                  : out std logic;
                                                                       -- cs n
           sdram wire dq
                                  : inout std logic vector(15 downto 0) := (others => 'X'); -- dq
           sdram wire dqm
                                  : out std logic vector(1 downto 0);
                                                                                 -- dqm
           sdram wire ras n
                                  : out std logic;
                                                                       -- ras n
           sdram wire we n
                                  : out std logic;
                                                                       -- we n
                                  : out std logic;
                                                                       -- CLK
           vga_out_CLK
           vga out HS
                                   : out std logic;
                                                                        -- HS
                                  : out std logic;
                                                                       -- VS
           vga out VS
           vga out BLANK
                                  : out std logic;
                                                                       -- BLANK
                                                                       -- SYNC
           vga out SYNC
                                  : out std logic;
           vga_out_R
                                  : out std_logic_vector(3 downto 0);
                                                                                 -- R
                                  : out std logic_vector(3 downto 0);
           vga out G
                                                                                 -- G
           vga out B
                                  : out std logic vector(3 downto 0)
                                                                                 -- B
   end component;
```

- Create DE10 Design
 - Instantiate into a VHDL file


Instantiation template instance mapped to DE10 qsf pin aliases

```
begin
   u0: component nios pixel
       port map (
          clk clk
                              => CLOCK 50,
                                                                      clk.clk
          reset reset n
                               => '1',
                                                                     reset.reset n
                              => CONNECTED TO vga out CLK,
          --vga out CLK
                                                                    vga out.CLK
                              => VGA HS,
                                                                        .HS
          vga_out_HS
          vga out VS
                              => VGA VS,
                                                                        .VS
                              => CONNECTED TO vga out BLANK, --
                                                                        .BLANK
          --vga out BLANK
                              => CONNECTED TO vga out SYNC,
          --vga out SYNC
                                                                        .SYNC
                              => VGA R,
          vga out R
                                                                        .R
          vga_out_G
                              => VGA G,
                                                                        .G
          vga out B
                              => VGA B,
                                                                        .B
          clk sdram clk
                              => DRAM CLK,
                                                                    clk sdram.clk
          sdram wire addr
                              => DRAM ADDR,
                                                                    sdram wire.addr
          sdram wire ba
                              => DRAM BA,
                                                                        .ba
                              => DRAM CAS N,
          sdram wire cas n
                                                                        .cas n
          sdram wire cke
                              => DRAM CKE,
                                                                        .cke
          sdram wire cs n
                              => DRAM CS N,
                                                                        .cs n
          sdram wire dq
                              => DRAM DQ,
                                                                        .dq
          sdram wire dqm(1)
                              => DRAM UDQM,
                                                                        .dgm
          sdram_wire_dqm(0)
                              => DRAM LDQM,
                                                                        .dgm
          sdram wire ras n
                              => DRAM RAS N,
                                                                        .ras n
                              => DRAM WE N
          sdram wire we n
                                                                        .we n
end architecture;
```

Note: these 3 signals are not used - comment out or remove


- Create DE10 Design
 - Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDF file
 - Be sure to set your top level entity
 - Start Compilation

- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - DO NOT CLOSE either of these windows



- Create Eclipse System
 - Open NIOSII software
 - Tools → NIOSII Software Build Tools for Eclipse
 - Create the BSP
 - File → New → NIOSII Application and BSP from template
 - Blank Template
 - Edit the BSP
 - Right click on the BSP, NIOS II → BSP Editor
 - Change the properties for small systems
 - Small C library
 - Reduced device drivers
 - Re-Generate the BSP

- Create Eclipse System
 - Review the BSP Memory allocations
 - Right click on the BSP, NIOS → BSP Editor → Linker Script Tab
 - Most are in the SDRAM



- Create Eclipse System
 - In the BSP under drivers/inc
 - Open altera_up_avalon_video_pixel_buffer_dma.h
 - Find the video pixel buffer structure name

Create a pointer of this type

```
// define a pointer of type pixel_buffer...
// to use as a reference in the dma functions
//
alt_up_pixel_buffer_dma_dev * pixel_buf_dma_dev;
```

- Create Eclipse System
 - In the BSP under drivers/inc
 - Open altera_up_avalon_video_pixel_buffer_dma.h
 - Find the function to open the pixel buffer dma device

Open the device and assign it to the previously defined pointer

```
// open the Pixel Buffer port
// - command is in drivers/inc/alter...video_pixel_buffer_dma.h
// name reference is in system.h
// - "/dev/video_pixel_buffer_dma_0"
// - "/dev/video_pixel_buffer_dma_0"
// buffer_dma_0"
// buffer_dma_dev = alt_up_pixel_buffer_dma_open_dev ("/dev/video_pixel_buffer_dma_0");
```

- Create Eclipse System
 - In the BSP under drivers/inc
 - Open altera_up_avalon_video_pixel_buffer_dma.h
 - The remainder of the pixel buffer dma commands are in this file

```
@brief Draw a pixel at the location specified by <em>(x, y)</em> on the VGA monitor
 * @param pixel buffer -- the pointer to the VGA structure
                                                                                                  This actually writes to the back buffer
 * @param color -- the RGB color to be drawn
                                                                                 5 bits R
 * @param x -- the \em x coordinate
 * @param y -- the \em y coordinate
                                                                                 6 bits G
                                                                                                    0 - 319
                                                                                                                    0 - 239
                                                                                 5 bits R
 * @return 0 for success, -1 for error (such as out of bounds)
int alt up pixel buffer dma draw(alt up pixel buffer dma dev *pixel buffer, unsigned int color, unsigned int x, unsigned int y);
                                                                             0xF800 = RED
 * @brief Changes the back buffer's start address
 * @param pixel buffer -- the pointer to the VGA structure
  @param new address -- the new start address of the back buffer
 * @return 0 for success
int alt up pixel buffer dma_change_back_buffer_address(alt_up pixel buffer_dma_dev *pixel buffer, unsigned int new_address);
/**
 * @brief Swaps which buffer is being sent to the VGA Controller
 * @param pixel buffer -- the pointer to the VGA structure
 * @return 0 for success
int alt up pixel buffer dma swap buffers (alt up pixel buffer dma dev *pixel buffer);
```

Create Eclipse System

```
* @brief Check if swapping buffers has completed
  @param pixel buffer -- the pointer to the VGA structure
* @return 0 if complete, 1 if still processing
int alt up pixel buffer dma check swap buffers status(alt up pixel buffer dma dev *pixel buffer);
 * @brief This function clears the screen or the back buffer.
                                                                                                              These actually write to the buffers
 * @param pixel buffer -- the pointer to the VGA structure
 * @param backbuffer -- set to 1 to clear the back buffer, otherwise set to 0 to clear the current screen.
 * @return 0 if complete, 1 if still processing
void alt up pixel buffer dma clear screen(alt up pixel buffer dma dev *pixel buffer, int backbuffer);
* @brief This function draws a box of a given color between points (x0,y0) and (x1,y1).
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x0,x1,y0,y1 -- coordinates of the top left (x0,y0) and bottom right (x1,y1) corner of the box
 * @param color -- color of the box to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 * @return 0 if complete, 1 `if still processing
void alt up pixel buffer dma draw box(alt up pixel buffer dma dev *pixel buffer, int x0, int y0, int x1, int y1, int color, int backbuffer);
* @brief This function draws a horizontal line of a given color between points (x0,y) and (x1,y).
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x0,x1,y -- coordinates of the left (x0,y) and the right (x1,y) end-points of the line
 * @param color -- color of the line to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
* @return 0 if complete, 1 if still processing
void alt up pixel buffer dma draw hline(alt up pixel buffer dma dev *pixel buffer, int x0, int x1, int y, int color, int backbuffer);
```

Create Eclipse System

```
These actually write to the buffers
 * @brief This function draws a vertical line of a given color between points (x,y0) and (x,y1).
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x,y0,y1 -- coordinates of the top (x,y0) and the bottom (x,y1) end-points of the line
 * @param color -- color of the line to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 * @return 0 if complete, 1 if still processing
void alt up pixel buffer dma draw vline(alt up pixel buffer dma dev *pixel buffer, int x, int y0, int y1, int color, int backbuffer);
 * @brief This function draws a rectangle of a given color between points (x0,y0) and (x1,y1).
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x0,x1,y0,y1 -- coordinates of the top left (x0,y0) and bottom right (x1,y1) corner of the rectangle
 * @param color -- color of the rectangle to be drawn
 * Operam backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 * @return 0 if complete, 1 if still processing
void alt up pixel buffer dma draw rectangle (alt up pixel buffer dma dev *pixel buffer, int x0, int y0, int x1, int y1, int color, int backbuffer);
* Obrief This function draws a line of a given color between points (x0,y0) and (x1,y1).
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x0,x1,y0,y1 -- coordinates (x0,y0) and (x1,y1) correspond to end points of the line
 * @param color -- color of the line to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 * @return 0 if complete, 1 if still processing
void alt up pixel buffer dma draw line(alt up pixel buffer dma dev *pixel buffer, int x0, int x1, int x1, int color, int backbuffer);
```

- Create Eclipse System
 - Write a program to print some Pixels to the screen

```
Include the DMA functions
// Includes
#include "altera up avalon video pixel buffer dma.h"
#include <unistd.h>
#include <stdlib.h>
#include <stdint.h>
int main(void) {
      // define a pointer of type pixel buffer...
      // to use as a reference in the dma functions
      alt up pixel buffer dma dev * pixel buf dma dev;
      // open the Pixel Buffer port
          - command is in drivers/inc/alter...video pixel buffer dma.h
      // name reference is in system.h
          - "/dev/video pixel buffer dma 0"
      pixel buf dma dev = alt up pixel buffer dma open dev ("/dev/video pixel buffer dma 0");
      // Check for error and output to the console
      if ( pixel buf dma dev == NULL)
          printf ("Error: could not open pixel buffer device \n");
          printf ("Opened pixel buffer device \n");
```

- Create Eclipse System
 - Write a program to print some Pixels to the screen

```
// Clear the screen
// - command is in drivers/inc/alter...video pixel buffer dma.h
// - wait until done before continuing
//
alt_up_pixel_buffer_dma_clear_screen (pixel_buf_dma_dev, 0);
usleep(1000000);// lsec

// Draw a box
// - command is in drivers/inc/alter...video pixel buffer dma.h
//
alt_up_pixel_buffer_dma_draw_box (pixel_buf_dma_dev, 100, 50, 149, 99, 0xF800, 0);
alt_up_pixel_buffer_dma_draw_box (pixel_buf_dma_dev, 150, 100, 199, 149, 0x07E0, 0);
alt_up_pixel_buffer_dma_draw_box (pixel_buf_dma_dev, 200, 150, 249, 199, 0x001F, 0);
```

- Create Eclipse System
 - Compile the software
 - Select the code file (box.c)
 - Project → Build Project
 - Right Click on the project → run as → Nios II Hardware