


NIOS Pixel

Last updated 7/23/19

NIOS II Pixel Display




100MHz* - delayed for SDRAM

25MHz** - VGA clk

NIOS II Pixel Display

- SDRAM Controller


Requires a -3ns clock offset
for our clock frequency and DRAM



Creates the signals required to r/w the SDRAM
(does not provide the DRAM clk)

NIOS II Pixel Display

- Pixel Buffer DMA Controller



Reads frames from external memory and passes them into the video processing chain

NIOS II Pixel Display

- RGB Resampler

- 16-Bit RGB — This format uses 5 bits for red, and 6 bits for green and 5 bits for blue as shown in Figure 9. This mode is defined as 16 bits per symbol and one symbol per beat.






Figure 9. 16-bit RGB Color Space.



Converts from 16bit RGB to 30bit RGB

NIOS II Pixel Display


- Scaler



Scales the video by replicating pixels or removing pixels

NIOS II Pixel Display


- Dual Clock FIFO



Allows different incoming and outgoing data rates

NIOS II Pixel Display


- VGA Controller Block



Creates and drives the required VGA signals

NIOS II Pixel Display

- Create a new Quartus project
 - Do not select a Simulation Tool in EDA Tool Settings
- Open **Tools** → **Platform Designer**



NIOS II Pixel Display

- Add a PLL
 - Basic Functions → Clocks; PLLs and Resets → PLL → ALTPLL Intel FPGA IP

50MHz input clock
no areset or locked

c0 → 100MHz

c1 → 100MHz


-3ns phase shift (watch for the units)

c2 → 25MHz

Use	Connections	Name	Description	Export	Clock	Bas
<input checked="" type="checkbox"/>		<div> <div>clk_0</div> <div>clk_in</div> <div>clk_in_reset</div> <div>clk</div> <div>clk_reset</div> </div>	<div>Clock Source</div> <div>Clock Input</div> <div>Reset Input</div> <div>Clock Output</div> <div>Reset Output</div>	<div>clk</div> <div>reset</div> <div>Double-click to export</div> <div>Double-click to export</div>	<div>exported</div> <div>clk_0</div>	
<input checked="" type="checkbox"/>		<div> <div>altpll_0</div> <div>indk_interface</div> <div>indk_interface_reset</div> <div>pll_slave</div> <div>c0</div> <div>c1</div> <div>c2</div> </div>	<div>ALTPLL Intel FPGA IP</div> <div>Clock Input</div> <div>Reset Input</div> <div>Avalon Memory Mapped Slave</div> <div>Clock Output</div> <div>Clock Output</div> <div>Clock Output</div>	<div>Double-click to export</div> <div>Double-click to export</div> <div>Double-click to export</div> <div>Double-click to export</div> <div>Double-click to export</div> <div>Double-click to export</div>	<div>unconnected</div> <div>[indk_interf...</div> <div>[indk_interf...</div> <div>altpll_0_c0</div> <div>altpll_0_c1</div> <div>altpll_0_c2</div>	al

NIOS II Pixel Display


- Add NIOS
 - Processors and Peripherals → Embedded Processors → NIOS II Processor
 - NIOS II/f



- Add On-chip Memory
 - Basic Functions → On Chip Memory → On Chip Memory (RAM or ROM)...


RAM

Size = 100,000 bytes



NIOS II Pixel Display


- Add JTAG
 - Interface Protocols → Serial → JTAG Uart Intel FPGA IP
- Add Timer
 - Processors and Peripherals → Peripherals → Interval Timer Intel FPGA IP
- Add System ID
 - Basic Functions → Simulation; Debug and Verification → Debug and Performance → System ID Peripheral Intel FPGA IP



<input type="checkbox"/>	s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>
<input type="checkbox"/>	reset1	Reset Input	<i>Double-click to export</i>
<input checked="" type="checkbox"/>	jtag_uart_0	JTAG UART Intel FPGA IP	<i>Double-click to export</i>
	clk	Clock Input	<i>Double-click to export</i>
	reset	Reset Input	<i>Double-click to export</i>
	avalon_jtag_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>
	irq	Interrupt Sender	<i>Double-click to export</i>
<input checked="" type="checkbox"/>	timer_0	Interval Timer Intel FPGA IP	<i>Double-click to export</i>
	clk	Clock Input	<i>Double-click to export</i>
	reset	Reset Input	<i>Double-click to export</i>
	s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>
	irq	Interrupt Sender	<i>Double-click to export</i>
<input checked="" type="checkbox"/>	sysid_qsys_0	System ID Peripheral Intel FPGA IP	<i>Double-click to export</i>
	clk	Clock Input	<i>Double-click to export</i>
	reset	Reset Input	<i>Double-click to export</i>
	control_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>

NIOS II Pixel Display

- Connect up basic NIOS system
 - PLL Inputs



Connect to the data_master

Export and rename clk_sdram

NIOS II Pixel Display


- Connect up basic NIOS system
 - NIOS Inputs

Use	Connections	Name	Description	Export	Clock	Base
<input checked="" type="checkbox"/>		clk_0	Clock Source			
		clk_in	Clock Input	clk	exported	
		clk_in_reset	Reset Input	reset		
		clk	Clock Output	<i>Double-click to export</i>	clk_0	
		clk_reset	Reset Output	<i>Double-click to export</i>		
<input checked="" type="checkbox"/>		altpll_0	ALTPLL Intel FPGA IP			
		indk_interface	Clock Input	<i>Double-click to export</i>	clk_0	
		indk_interface_reset	Reset Input	<i>Double-click to export</i>	[indk_interf...	
		pll_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[indk_interf...	0x0000
		c0	Clock Output	<i>Double-click to export</i>	altpll_0_c0	
		c1	Clock Output	<i>Double-click to export</i>	altpll_0_c1	
		c2	Clock Output	<i>Double-click to export</i>	altpll_0_c2	
<input checked="" type="checkbox"/>		nios2_gen2_0	Nios II Processor			
		clk	Clock Input	<i>Double-click to export</i>	altpll_0_c0	
		reset	Reset Input	<i>Double-click to export</i>	[clk]	
		data_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]	
		instruction_master	Avalon Memory Mapped Master	<i>Double-click to export</i>	[clk]	
		irq	Interrupt Receiver	<i>Double-click to export</i>	[clk]	
		debug_reset_request	Reset Output	<i>Double-click to export</i>	[clk]	
		debug_mem_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	
		custom_instruction_m...	Custom Instruction Master	<i>Double-click to export</i>	[clk]	0x0800
<input checked="" type="checkbox"/>		onchip_memory2_0	On-Chip Memory (RAM or ROM) Intel			

Connect to c0

NIOS II Pixel Display

- Connect up basic NIOS system
 - On-chip Memory




Connect to data and instruction masters

Connect to c0


NIOS II Pixel Display

- Connect up basic NIOS system
 - JTAG, Timer, SysID



NIOS II Pixel Display

- Connect up basic NIOS system
 - Assign the NIOS II Reset and Exception vectors



NIOS II Pixel Display

- Create Video System
 - SDRAM Controller
 - [Library](#) → [Memory Interfaces and Controllers](#) → [SDRAM](#) → [SDRAM Controller](#)

Memory Profile

16 bits

1 chip select

4 banks

13 rows

10 columns

Timing

CAS = 3

2 initialization refresh cycles

7.8125 us refresh command

100us delay after pu

70ns refresh duration

20ns pre-charge duration

20 ns Active R/W delay


5.5ns access time

14ns write recovery time

NIOS II Pixel Display

- Create Video System
 - Connect SDRAM Controller

Connect to c0



Do not connect to the Instruction master

Connect to data master

Export and Rename

NIOS II Pixel Display

0x01000000 → 16.7MBytes for the program

- Create Video System

- Pixel Buffer DMA Controller

- University Program → Audio and Video → Video → Pixel Buffer DMA Controller

x-y mode

Default Buffer Start – 0x01000000

Default Back Buffer Start – 0x01100000


Width – 320

Height – 240

Color space – 16bit RGB

Depends on the final
memory map

Connect to SDRAM_Controller MM Slave



Connect to c0


Connect to data master

NIOS II Pixel Display

- Create Video System
 - RGB Resampler
 - [University Program](#) → [Audio and Video](#) → [Video](#) → [RGB Resampler](#)

16 bit RGB incoming


30 bit RGB outgoing



NIOS II Pixel Display

- Create Video System
 - RGB Scaler
 - University Program → Audio and Video → Video → Scaler
 - Width Scaling – 2
 - Height Scaling – 2
 - Width – 320
 - Height – 240
 - 10 bits / symbol
 - 3 symbols / beat


Connect to rgb_resampler streaming source



Connect to c0

NIOS II Pixel Display

- Create Video System
 - Dual Clock FIFO
 - [University Program](#) → [Audio and Video](#) → [Video](#) → [Dual Clock FIFO](#)
 - Color Bits – 10
 - Color Planes - 3



NIOS II Pixel Display

- Create Video System


- VGA Controller

- University Program → Audio and Video → Video → VGA Controller

DE10-Lite

VGA Connector


VGA 640x480



NIOS II P

- Create Vic

Assign Base Addresses



System Contents			Address Map		Interconnect Requirements				
System: nios_pixel			Path: video_rgb_resampler_0.reset						
Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Ta
<input checked="" type="checkbox"/>		<div>clk_0</div> <div>clk_in</div> <div>clk_in_reset</div> <div>clk</div> <div>clk_reset</div>	Clock Source Clock Input Reset Input Clock Output Reset Output	clk_reset <i>Double-click to export</i> <i>Double-click to export</i>	exported clk_0				
<input checked="" type="checkbox"/>		<div>altpll_0</div> <div>indk_interface</div> <div>indk_interface_reset</div> <div>pll_slave</div> <div>c0</div> <div>c1</div> <div>c2</div>	ALTPLL Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Clock Output Clock Output Clock Output	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> clk_sdram <i>Double-click to export</i>	clk_0 [indk_interf... [indk_interf... altpll_0_c0 altpll_0_c1 altpll_0_c2	^{u0} 0x0404_1030	0x0404_103f		
<input checked="" type="checkbox"/>		<div>nios2_gen2_0</div> <div>clk</div> <div>reset</div> <div>data_master</div> <div>instruction_master</div> <div>irq</div> <div>debug_reset_request</div> <div>debug_mem_slave</div> <div>custom_instruction_m...</div>	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Interrupt Receiver Reset Output Avalon Memory Mapped Slave Custom Instruction Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk] [clk] [clk] [clk] [clk] [clk] [clk]	^{u0} 0x0404_0800	0x0404_0fff	IRQ 0	IRQ 31
<input checked="" type="checkbox"/>		<div>onchip_memory2_0</div> <div>clk1</div> <div>s1</div> <div>reset1</div>	On-Chip Memory (RAM or ROM) Intel ... Clock Input Avalon Memory Mapped Slave Reset Input	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk1] [clk1]	^{u0} 0x0402_0000	0x0403_069f		
<input checked="" type="checkbox"/>		<div>jtag_uart_0</div> <div>clk</div> <div>reset</div> <div>avalon_jtag_slave</div> <div>irq</div>	JTAG UART Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk] [clk] [clk]	^{u0} 0x0404_1048	0x0404_104f		
<input checked="" type="checkbox"/>		<div>timer_0</div> <div>clk</div> <div>reset</div> <div>s1</div> <div>irq</div>	Interval Timer Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Interrupt Sender	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk] [clk] [clk]	^{u0} 0x0404_1000	0x0404_101f		
<input checked="" type="checkbox"/>		<div>sysid_qsys_0</div> <div>clk</div> <div>reset</div> <div>control_slave</div>	System ID Peripheral Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk] [clk]	^{u0} 0x0404_1040	0x0404_1047		
<input checked="" type="checkbox"/>		<div>new_sdram_controll...</div> <div>clk</div> <div>reset</div> <div>s1</div> <div>wire</div>	SDRAM Controller Intel FPGA IP Clock Input Reset Input Avalon Memory Mapped Slave Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> sdram_wire	altpll_0_c0 [clk] [clk]	^{u0} 0x0000_0000	0x03ff_ffff		
<input checked="" type="checkbox"/>		<div>video_pixel_buffer_...</div> <div>clk</div> <div>reset</div> <div>avalon_pixel_dma_ma...</div> <div>avalon_control_slave</div> <div>avalon_pixel_source</div>	Pixel Buffer DMA Controller Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Slave Avalon Streaming Source	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk] [clk] [clk] [clk]	^{u0} 0x0404_1020	0x0404_102f		
<input checked="" type="checkbox"/>		<div>video_rgb_resample...</div> <div>clk</div> <div>reset</div> <div>avalon_rgb_sink</div> <div>avalon_rgb_slave</div> <div>avalon_rgb_source</div>	RGB Resampler Clock Input Reset Input Avalon Streaming Sink Avalon Memory Mapped Slave Avalon Streaming Source	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk] [clk] [clk] [clk]	^{u0} 0x0404_1050	0x0404_1053		
<input checked="" type="checkbox"/>		<div>video_scaler_0</div> <div>clk</div> <div>reset</div> <div>avalon_scaler_sink</div> <div>avalon_scaler_source</div>	Scaler Clock Input Reset Input Avalon Streaming Sink Avalon Streaming Source	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clk] [clk] [clk]				
<input checked="" type="checkbox"/>		<div>video_dual_clock_b...</div> <div>clock_stream_in</div> <div>reset_stream_in</div> <div>clock_stream_out</div> <div>reset_stream_out</div> <div>avalon_dc_buffer_sink</div> <div>avalon_dc_buffer_so...</div>	Dual-Clock FIFO Clock Input Reset Input Clock Input Reset Input Avalon Streaming Sink Avalon Streaming Source	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	altpll_0_c0 [clock_strea... altpll_0_c2 [clock_strea... [clock_strea... [clock_strea... [clock_strea...				
<input checked="" type="checkbox"/>		<div>video_vga_controll...</div> <div>clk</div> <div>reset</div> <div>avalon_vga_sink</div> <div>external_interface</div>	VGA Controller Clock Input Reset Input Avalon Streaming Sink Conduit	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> vga_out	altpll_0_c2 [clk]				

Current filter:

NIOS II P

- Create Vic

On-chip Memory

0x04020000 – 0x0403869F
CPU automatically updated


SDRAM

0x00000000 – 0x03FFFFFF

Peripherals

0x04041000 – 0x04041053

Verify that the DMA front and back buffers are in this space



Reset Vector

Reset vector memory: onchip_memory2_0.s1

Reset vector offset: 0x00000000

Reset vector: 0x04020000

Exception Vector

Exception vector memory: onchip_memory2_0.s1

Exception vector offset: 0x00000020

Exception vector: 0x04020020

Name	Description	Export	Clock	Base	End	IRQ
clk_0	Clock Source	clk	exported			
clk_in	Clock Input					
clk_in_reset	Reset Input					
clk	Clock Output					
clk_reset	Reset Output					
altpll_0	ALTPLL Intel FPGA IP					
indk_interface	Clock Input					
indk_interface_reset	Reset Input					
pll_slave	Avalon Memory Mapped Slave					
c0	Clock Output					
c1	Clock Output					
c2	Clock Output					
nios2_gen2_0	Nios II Processor					
clk	Clock Input					
reset	Reset Input					
data_master	Avalon Memory Mapped Master					
instruction_master	Avalon Memory Mapped Master					
interrupt_receiver	Interrupt Receiver					
reset_request	Reset Output					
memory_slave	Avalon Memory Mapped Slave					
instruction_memory2_0	Custom Instruction Master					
on-chip_memory2_0	On-Chip Memory (RAM or ROM) Intel ...					
clk	Clock Input					
avalon_memory_mapped_slave	Avalon Memory Mapped Slave					
reset	Reset Input					
jtag_uart_intel_fpga_ip	JTAG UART Intel FPGA IP					
clk	Clock Input					
reset	Reset Input					
avalon_memory_mapped_slave	Avalon Memory Mapped Slave					
interrupt_sender	Interrupt Sender					
interval_timer_intel_fpga_ip	Interval Timer Intel FPGA IP					
clk	Clock Input					
reset	Reset Input					
avalon_memory_mapped_slave	Avalon Memory Mapped Slave					
interrupt_sender	Interrupt Sender					
system_id_peripheral_intel_fpga_ip	System ID Peripheral Intel FPGA IP					
clk	Clock Input					
reset	Reset Input					
control_slave	Avalon Memory Mapped Slave					
new_sdram_controller_intel_fpga_ip	SDRAM Controller Intel FPGA IP					
clk	Clock Input					
reset	Reset Input					
s1	Avalon Memory Mapped Slave					
wire	Conduit					
video_pixel_buffer_dma_controller	Pixel Buffer DMA Controller					
clk	Clock Input					
reset	Reset Input					
avalon_pixel_dma_master	Avalon Memory Mapped Master					
avalon_control_slave	Avalon Memory Mapped Slave					
avalon_pixel_source	Avalon Streaming Source					
video_rgb_resampler	RGB Resampler					
clk	Clock Input					
reset	Reset Input					
avalon_rgb_sink	Avalon Streaming Sink					
avalon_rgb_slave	Avalon Memory Mapped Slave					
avalon_rgb_source	Avalon Streaming Source					
video_scaler_0	Scaler					
clk	Clock Input					
reset	Reset Input					
avalon_scaler_sink	Avalon Streaming Sink					
avalon_scaler_source	Avalon Streaming Source					
video_dual_clock_fifo	Dual-Clock FIFO					
clock_stream_in	Clock Input					
reset_stream_in	Reset Input					
clock_stream_out	Clock Input					
reset_stream_out	Reset Input					
avalon_dc_buffer_sink	Avalon Streaming Sink					



NIOS II Pixel Display

- Create Video System
- Check for errors

Type	Path	Message
8 Info Messages		
i	nios_pixel.jtag_uart_0	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
i	nios_pixel.sysid_qsys_0	System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
i	nios_pixel.sysid_qsys_0	Time stamp will be automatically updated when this component is generated.
i	nios_pixel.new_sdram_controller_0	SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
i	nios_pixel.video_rgb_resampler_0	RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
i	nios_pixel.video_scaler_0	Change in Resolution: 320 x 240 -> 640 x 480
i	nios_pixel.video_vga_controller_0	Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
i	nios_pixel.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink	The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.


NIOS II Pixel Display

- Create Video System
 - Save the Platform Designer system
 - Generate the Platform Designer system
 - The first time you generate you must delete the last directory in the path – **don't use the '...'**



NIOS II Pixel Display

- Create Video System
 - Add the .qip file to the project



NIOS II Pixel Display

- Create DE10 Design
 - Instantiate into a VHDL file
 - Open a new VHDL design
 - In Platform Designer: **Generate** → **Show Instantiation Template**
 - Copy and Paste into the new design where appropriate

```
component nios_pixel is
port (
  clk_clk      : in  std_logic          := 'X';      -- clk
  clk_sdram_clk : out std_logic;          -- clk
  reset_reset_n : in  std_logic          := 'X';      -- reset_n
  sdram_wire_addr : out std_logic_vector(12 downto 0); -- addr
  sdram_wire_ba   : out std_logic_vector(1 downto 0); -- ba
  sdram_wire_cas_n : out std_logic;        -- cas_n
  sdram_wire_cke   : out std_logic;        -- cke
  sdram_wire_cs_n  : out std_logic;        -- cs_n
  sdram_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
  sdram_wire_dqm   : out std_logic_vector(1 downto 0); -- dqm
  sdram_wire_ras_n : out std_logic;        -- ras_n
  sdram_wire_we_n  : out std_logic;        -- we_n
  vga_out_CLK      : out std_logic;        -- CLK
  vga_out_HS       : out std_logic;        -- HS
  vga_out_VS       : out std_logic;        -- VS
  vga_out_BLANK    : out std_logic;        -- BLANK
  vga_out_SYNC     : out std_logic;        -- SYNC
  vga_out_R        : out std_logic_vector(3 downto 0); -- R
  vga_out_G        : out std_logic_vector(3 downto 0); -- G
  vga_out_B        : out std_logic_vector(3 downto 0); -- B
);
end component nios_pixel;
```

```
u0 : component nios_pixel
port map (
  clk_clk      => CONNECTED_TO_clk_clk,      -- clk.clk
  clk_sdram_clk => CONNECTED_TO_clk_sdram_clk, -- clk_sdram.clk
  reset_reset_n => CONNECTED_TO_reset_reset_n, -- reset.reset_n
  sdram_wire_addr => CONNECTED_TO_sdram_wire_addr, -- sdram_wire.addr
  sdram_wire_ba   => CONNECTED_TO_sdram_wire_ba, -- .ba
  sdram_wire_cas_n => CONNECTED_TO_sdram_wire_cas_n, -- .cas_n
  sdram_wire_cke   => CONNECTED_TO_sdram_wire_cke, -- .cke
  sdram_wire_cs_n  => CONNECTED_TO_sdram_wire_cs_n, -- .cs_n
  sdram_wire_dq    => CONNECTED_TO_sdram_wire_dq, -- .dq
  sdram_wire_dqm   => CONNECTED_TO_sdram_wire_dqm, -- .dqm
  sdram_wire_ras_n => CONNECTED_TO_sdram_wire_ras_n, -- .ras_n
  sdram_wire_we_n  => CONNECTED_TO_sdram_wire_we_n, -- .we_n
  vga_out_CLK      => CONNECTED_TO_vga_out_CLK, -- vga_out.CLK
  vga_out_HS       => CONNECTED_TO_vga_out_HS, -- .HS
  vga_out_VS       => CONNECTED_TO_vga_out_VS, -- .VS
  vga_out_BLANK    => CONNECTED_TO_vga_out_BLANK, -- .BLANK
  vga_out_SYNC     => CONNECTED_TO_vga_out_SYNC, -- .SYNC
  vga_out_R        => CONNECTED_TO_vga_out_R, -- .R
  vga_out_G        => CONNECTED_TO_vga_out_G, -- .G
  vga_out_B        => CONNECTED_TO_vga_out_B, -- .B
);
```

NIOS II Pixel Display

- Create DE10 Design
 - Instantiate into a VHDL file

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity nios_pixel_de10 is
  port(
    CLOCK_50 : in std_logic;
    DRAM_ADDR : out std_logic_vector(12 downto 0);
    DRAM_BA : out std_logic_vector(1 downto 0);
    DRAM_CAS_N : out std_logic;
    DRAM_CKE : out std_logic;
    DRAM_CS_N : out std_logic;
    DRAM_RAS_N : out std_logic;
    DRAM_WE_N : out std_logic;
    DRAM_DQ : inout std_logic_vector(15 downto 0);
    DRAM_UDQM : out std_logic;
    DRAM_LDQM : out std_logic;
    VGA_HS : out std_logic;
    VGA_VS : out std_logic;
    VGA_R : out std_logic_vector(3 downto 0);
    VGA_G : out std_logic_vector(3 downto 0);
    VGA_B : out std_logic_vector(3 downto 0);
    DRAM_CLK : out std_logic
  );
end entity;
```

DE10 pin aliases from .qsf file

Instantiation template component

```
architecture behavioral of nios_pixel_de10 is
  --
  -- no signals

  component nios_pixel is
    port (
      clk_clk          : in  std_logic          := 'X';      -- clk
      clk_sdram_clk    : out std_logic;          -- clk
      reset_reset_n    : in  std_logic          := 'X';      -- reset_n
      sdram_wire_addr   : out std_logic_vector(12 downto 0);  -- addr
      sdram_wire_ba     : out std_logic_vector(1 downto 0);    -- ba
      sdram_wire_cas_n  : out std_logic;          -- cas_n
      sdram_wire_cke    : out std_logic;          -- cke
      sdram_wire_cs_n   : out std_logic;          -- cs_n
      sdram_wire_dq     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
      sdram_wire_dqm    : out std_logic_vector(1 downto 0);    -- dqm
      sdram_wire_ras_n  : out std_logic;          -- ras_n
      sdram_wire_we_n   : out std_logic;          -- we_n
      vga_out_CLK       : out std_logic;          -- CLK
      vga_out_HS        : out std_logic;          -- HS
      vga_out_VS        : out std_logic;          -- VS
      vga_out_BLANK     : out std_logic;          -- BLANK
      vga_out_SYNC      : out std_logic;          -- SYNC
      vga_out_R         : out std_logic_vector(3 downto 0);    -- R
      vga_out_G         : out std_logic_vector(3 downto 0);    -- G
      vga_out_B         : out std_logic_vector(3 downto 0);    -- B
    );
  end component;

  nios_pixel_inst : nios_pixel
    port map (
      clk_clk          to CLOCK_50,
      clk_sdram_clk    to clk_sdram_clk,
      reset_reset_n    to reset_n,
      sdram_wire_addr   to sdram_wire_addr,
      sdram_wire_ba     to sdram_wire_ba,
      sdram_wire_cas_n  to sdram_wire_cas_n,
      sdram_wire_cke    to sdram_wire_cke,
      sdram_wire_cs_n   to sdram_wire_cs_n,
      sdram_wire_dq     to sdram_wire_dq,
      sdram_wire_dqm    to sdram_wire_dqm,
      sdram_wire_ras_n  to sdram_wire_ras_n,
      sdram_wire_we_n   to sdram_wire_we_n,
      vga_out_CLK       to vga_out_CLK,
      vga_out_HS        to vga_out_HS,
      vga_out_VS        to vga_out_VS,
      vga_out_BLANK     to vga_out_BLANK,
      vga_out_SYNC      to vga_out_SYNC,
      vga_out_R         to vga_out_R,
      vga_out_G         to vga_out_G,
      vga_out_B         to vga_out_B
    );
end architecture;
```

NIOS II Pixel Display

- Create DE10 Design
 - Instantiate into a VHDL file

Instantiation template instance mapped to DE10 qsf pin aliases

```
begin
  u0 : component nios_pixel
    port map (
      clk_clk          => CLOCK_50,
      reset_reset_n    => '1',
      --vga_out_CLK     => CONNECTED_TO_vga_out_CLK,
      vga_out_HS       => VGA_HS,
      vga_out_VS       => VGA_VS,
      --vga_out_BLANK   => CONNECTED_TO_vga_out_BLANK,
      --vga_out_SYNC    => CONNECTED_TO_vga_out_SYNC,
      vga_out_R        => VGA_R,
      vga_out_G        => VGA_G,
      vga_out_B        => VGA_B,
      clk_sdram_clk    => DRAM_CLK,
      sdram_wire_addr  => DRAM_ADDR,
      sdram_wire_ba     => DRAM_BA,
      sdram_wire_cas_n  => DRAM_CAS_N,
      sdram_wire_cke    => DRAM_CKE,
      sdram_wire_cs_n   => DRAM_CS_N,
      sdram_wire_dq     => DRAM_DQ,
      sdram_wire_dqm(1) => DRAM_UDQM,
      sdram_wire_dqm(0) => DRAM_LDQM,
      sdram_wire_ras_n  => DRAM_RAS_N,
      sdram_wire_we_n   => DRAM_WE_N
    );
end architecture;
```


Note: these 3 signals are not used
- comment out or remove

NIOS II Pixel Display

- Create DE10 Design
- Prepare to synthesize
 - If you did not do these when you created the project be sure to do them now
 - assignments → device → device and Pin options
 - Single Uncompressed with memory initialization
 - Import the pin aliases (qsf file)
 - Setup the SDF file
- Be sure to set your top level entity
- Start Compilation

NIOS II Pixel Display

- Create DE10 Design
 - Complete the HW setup
 - Download the HW project onto the board
 - **DO NOT CLOSE** either of these windows



NIOS II Pixel Display

- Create Eclipse System
 - Open NIOSII software
 - Tools → NIOSII Software Build Tools for Eclipse
- Create the BSP
 - File → New → NIOSII Application and BSP from template
 - Blank Template
- Edit the BSP
 - Right click on the BSP, NIOS II → BSP Editor
 - Change the properties for small systems
 - Small C library
 - Reduced device drivers
- Re-Generate the BSP

NIOS II Pixel Display

- Create Eclipse System
 - Review the BSP Memory allocations
 - Right click on the BSP, **NIOS** → **BSP Editor** → **Linker Script** Tab
 - Most are in the SDRAM

BSP Editor - settings.bsp

File Edit Tools Help

Main Software Packages Drivers Linker Script Enable File Generation Target BSP Directory

Linker Section Mappings

Linker Section Name	Linker Region Name	Memory Device Name
.bss	new_sdram_controller_0	new_sdram_controller_0
.entry	reset	onchip_memory2_0
.exceptions	onchip_memory2_0	onchip_memory2_0
.heap	new_sdram_controller_0	new_sdram_controller_0
.rodata	new_sdram_controller_0	new_sdram_controller_0
.rwdata	new_sdram_controller_0	new_sdram_controller_0
.stack	new_sdram_controller_0	new_sdram_controller_0
.text	onchip_memory2_0	onchip_memory2_0

Linker Memory Regions

Linker Region Name	Address Range	Memory Device Name	Size (bytes)	Offset (bytes)
onchip_memory2_0	0x04020020 - 0x0403869F	onchip_memory2_0	99968	32
reset	0x04020000 - 0x0402001F	onchip_memory2_0	32	0
new_sdram_controller_0	0x00000000 - 0x03FFFFFF	new_sdram_controller_0	67108864	0

Grayed out entries are automatically created at generate time. They are not editable or persisted in the BSP settings file.

Exceptions

Operating Memory

Program Instructions

NIOS II Pixel Display

- Create Eclipse System
 - In the BSP – under drivers/inc
 - Open altera_up_avalon_video_pixel_buffer_dma.h
 - Find the video pixel buffer structure name

```
21 /*
22  * Device structure definition. Each instance of the driver uses one
23  * of these structures to hold its associated state.
24  */
25 typedef struct alt_up_pixel_buffer_dma_dev {
26     /// @brief Character mode device structure
27     /// @sa Developing Device Drivers for the HAL in Nios II Software Developer's Handbook
28     alt_dev dev;
29     /// @brief the pixel buffer's slave base address
30     unsigned int base;
31     /// @brief the memory buffer's start address
32     unsigned int buffer_start_address;
33     /// @brief the memory back buffer's start address
34     unsigned int back_buffer_start_address;
```

- Create a pointer of this type

```
// define a pointer of type pixel_buffer...
// to use as a reference in the dma functions
//
alt_up_pixel_buffer_dma_dev * pixel_buf_dma_dev;
```

NIOS II Pixel Display

- Create Eclipse System
 - In the BSP – under [drivers/inc](#)
 - Open altera_up_avalon_video_pixel_buffer_dma.h
 - Find the function to open the pixel buffer dma device

```
56 ///////////////////////////////////////////////////////////////////
57 // direct operation functions
58 /**
59  * @brief Opens the pixel buffer device specified by <em> name </em>
60  *
61  * @param name -- the pixel buffer component name in SOPC Builder.
62  *
63  * @return The corresponding device structure, or NULL if the device is not found
64  */
65 alt_up_pixel_buffer_dma_dev* alt_up_pixel_buffer_dma_open_dev(const char* name);
66
```

- Open the device and assign it to the previously defined pointer

// open the Pixel Buffer port

// - command is in drivers/inc/altera...video_pixel_buffer_dma.h

// name reference is in system.h

// - "/dev/video_pixel_buffer_dma_0"

//

pixel_buf_dma_dev = alt_up_pixel_buffer_dma_open_dev ("/dev/video_pixel_buffer_dma_0");

```
349 #define ALT_MODULE_CLASS_video_pixel_buffer_dma_0 altera_up_avalon_video_pixel_buffer_dma
350 #define VIDEO_PIXEL_BUFFER_DMA_0_BASE 0x4041020
351 #define VIDEO_PIXEL_BUFFER_DMA_0_IRQ -1
352 #define VIDEO_PIXEL_BUFFER_DMA_0_IRQ_INTERRUPT_CONTROLLER_ID -1
353 #define VIDEO_PIXEL_BUFFER_DMA_0_NAME "/dev/video_pixel_buffer_dma_0"
354 #define VIDEO_PIXEL_BUFFER_DMA_0_SPAN 16
355 #define VIDEO_PIXEL_BUFFER_DMA_0_TYPE "altera_up_avalon_video_pixel_buffer_dma"
356
```

NIOS II Pixel Display

- Create Eclipse System
 - In the BSP – under [drivers/inc](#)
 - Open `altera_up_avalon_video_pixel_buffer_dma.h`
 - The remainder of the pixel buffer dma commands are in this file

```
/**
 * @brief Draw a pixel at the location specified by <em>(x, y)</em> on the VGA monitor
 *
 * @param pixel buffer -- the pointer to the VGA structure
 * @param color-- the RGB color to be drawn
 * @param x -- the \em x coordinate
 * @param y -- the \em y coordinate
 *
 * @return 0 for success, -1 for error (such as out of bounds)
 */
int alt_up_pixel_buffer_dma_draw(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int color, unsigned int x, unsigned int y);

/**
 * @brief Changes the back buffer's start address
 *
 * @param pixel buffer -- the pointer to the VGA structure
 * @param new address -- the new start address of the back buffer
 *
 * @return 0 for success
 */
int alt_up_pixel_buffer_dma_change_back_buffer_address(alt_up_pixel_buffer_dma_dev *pixel_buffer, unsigned int new_address);

/**
 * @brief Swaps which buffer is being sent to the VGA Controller
 *
 * @param pixel buffer -- the pointer to the VGA structure
 *
 * @return 0 for success
 */
int alt_up_pixel_buffer_dma_swap_buffers(alt_up_pixel_buffer_dma_dev *pixel_buffer);
```

5 bits R
6 bits G
5 bits R

This actually writes to the back buffer

0 - 319 0 - 239

0xF800 = RED

NIOS II Pixel Display

- Create Eclipse System

```
/**
 * @brief Check if swapping buffers has completed
 *
 * @param pixel_buffer -- the pointer to the VGA structure
 * @return 0 if complete, 1 if still processing
 */
int alt_up_pixel_buffer_dma_check_swap_buffers_status(alt_up_pixel_buffer_dma_dev *pixel_buffer);

/**
 * @brief This function clears the screen or the back buffer.
 *
 * @param pixel_buffer -- the pointer to the VGA structure
 * @param backbuffer -- set to 1 to clear the back buffer, otherwise set to 0 to clear the current screen.
 * @return 0 if complete, 1 if still processing
 */
void alt_up_pixel_buffer_dma_clear_screen(alt_up_pixel_buffer_dma_dev *pixel_buffer, int backbuffer);

/**
 * @brief This function draws a box of a given color between points (x0,y0) and (x1,y1).
 *
 * @param pixel_buffer -- the pointer to the VGA structure
 * @param x0,x1,y0,y1 -- coordinates of the top left (x0,y0) and bottom right (x1,y1) corner of the box
 * @param color -- color of the box to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 * @return 0 if complete, 1 if still processing
 */
void alt_up_pixel_buffer_dma_draw_box(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer);

/**
 * @brief This function draws a horizontal line of a given color between points (x0,y) and (x1,y).
 *
 * @param pixel_buffer -- the pointer to the VGA structure
 * @param x0,x1,y -- coordinates of the left (x0,y) and the right (x1,y) end-points of the line
 * @param color -- color of the line to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 * @return 0 if complete, 1 if still processing
 */
void alt_up_pixel_buffer_dma_draw_hline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int x1, int y, int color, int backbuffer);
```

These actually write to the buffers

NIOS II Pixel Display

- Create Eclipse System

These actually write to the buffers

```
/**
 * @brief This function draws a vertical line of a given color between points (x,y0) and (x,y1).
 *
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x,y0,y1 -- coordinates of the top (x,y0) and the bottom (x,y1) end-points of the line
 * @param color -- color of the line to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 *
 * @return 0 if complete, 1 if still processing
 */
void alt_up_pixel_buffer_dma_draw_vline(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x, int y0, int y1, int color, int backbuffer);

/**
 * @brief This function draws a rectangle of a given color between points (x0,y0) and (x1,y1).
 *
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x0,x1,y0,y1 -- coordinates of the top left (x0,y0) and bottom right (x1,y1) corner of the rectangle
 * @param color -- color of the rectangle to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 *
 * @return 0 if complete, 1 if still processing
 */
void alt_up_pixel_buffer_dma_draw_rectangle(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer);

/**
 * @brief This function draws a line of a given color between points (x0,y0) and (x1,y1).
 *
 * @param pixel buffer -- the pointer to the VGA structure
 * @param x0,x1,y0,y1 -- coordinates (x0,y0) and (x1,y1) correspond to end points of the line
 * @param color -- color of the line to be drawn
 * @param backbuffer -- set to 1 to select the back buffer, otherwise set to 0 to select the current screen.
 *
 * @return 0 if complete, 1 if still processing
 */
void alt_up_pixel_buffer_dma_draw_line(alt_up_pixel_buffer_dma_dev *pixel_buffer, int x0, int y0, int x1, int y1, int color, int backbuffer);
```

NIOS II Pixel Display

- Create Eclipse System
 - Write a program to print some Pixels to the screen

```
//////////////////
// Includes
//////////////////
#include "altera_up_avalon_video_pixel_buffer_dma.h"
#include <stdio.h>
#include <unistd.h>
#include <stdlib.h>
#include <stdint.h>

int main(void) {
    // define a pointer of type pixel_buffer...
    // to use as a reference in the dma functions
    //
    alt_up_pixel_buffer_dma_dev * pixel_buf_dma_dev;

    // open the Pixel Buffer port
    // - command is in drivers/inc/alter...video_pixel_buffer_dma.h
    // name reference is in system.h
    // - "/dev/video_pixel_buffer_dma_0"
    //
    pixel_buf_dma_dev = alt_up_pixel_buffer_dma_open_dev ("/dev/video_pixel_buffer_dma_0");

    // Check for error and output to the console
    //
    if ( pixel_buf_dma_dev == NULL)
        printf ("Error: could not open pixel buffer device \n");
    else
        printf ("Opened pixel buffer device \n");
}
```

Include the DMA functions

Debug code

NIOS II Pixel Display

- Create Eclipse System
 - Write a program to print some Pixels to the screen

```
// Clear the screen
// - command is in drivers/inc/alter...video pixel buffer dma.h
// - wait until done before continuing
//
alt_up_pixel_buffer_dma_clear_screen (pixel_buf_dma_dev, 0);
usleep(1000000); // 1sec

// Draw a box
// - command is in drivers/inc/alter...video pixel buffer dma.h
//
alt_up_pixel_buffer_dma_draw_box (pixel_buf_dma_dev, 100, 50, 149, 99, 0xF800, 0);
alt_up_pixel_buffer_dma_draw_box (pixel_buf_dma_dev, 150, 100, 199, 149, 0x07E0, 0);
alt_up_pixel_buffer_dma_draw_box (pixel_buf_dma_dev, 200, 150, 249, 199, 0x001F, 0);
```

NIOS II Pixel Display

- Create Eclipse System
 - Compile the software
 - Select the code file (box.c)
 - Project → Build Project
 - Right Click on the project → run as → Nios II Hardware