

High Level OEC Synchronizer System Design

