

#### PROCESSADOR ARQUITETURA












### PROCESSADOR



#### upcodes

Categoria	Instrução	Opcode	Exemplo
Aritmética	Add	00102	Add \$s1,\$s2,\$s3
	Sub	$0011_2$	sub \$s1,\$s2,\$s3
	Addi	$1000_{2}$	addi \$s1,100
	Shift	$1001_2$	Sft \$s1,8
Lógica	And	$0100_2$	And \$s1,\$s2,\$s3
	Or	$0101_{2}$	or \$s1,\$s2,\$s3
	Not	$1010_{2}$	Not \$s1
	Xor	$0110_{2}$	xor \$s1,\$s2,\$s3
	Slt	$0111_{2}$	Slt \$s1,\$s2,\$s3
Transferência	Lw	$0000_2$	lw \$s1,\$s2,\$s3
	Sw	$0001_2$	sw \$s1,\$s2,\$s3
	Lui	$1011_2$	Lui \$s1,100
Desvio Condicional	Beq	$1100_2$	beq \$s1,\$s2,5
	Blt	$1101_{2}$	blt \$s1,\$s2,5
Desvio incondicional	J	$1110_{2}$	J \$s1,100
	Jal	$1111_{2}$	Jal \$s1,100






Código	Símbolo	Função	Descrição
$0000_{2}$	\$zero	Constante zero	Constante 0 de 16 bits
$0001_2$	\$t0		
$0010_2$	\$t1	Temporários	Registradores Auxiliares
$0011_2$	\$t2		
$0100_{2}$	\$a0		
$0101_2$	\$a1	Argumento	Argumentos para operações
$0110_2$	\$a2		aritméticas e procedimentos
$0111_2$	\$s0		
$1000_2$	\$s1		
$1001_2$	\$s2	salvos	Armazena valores durante
$1010_2$	\$s3		chamadas de procedimento
$1011_2$	\$s4		
$1100_2$	\$gp	Apontador global	Aponta para as variáveis globais na pilha
$1101_2$	\$sp	Apontador pilha	Aponta para o topo da pilha
$1110_{2}$	\$pc	Contador de programa	Aponta para a próxima instrução
$1111_2$	\$ra	Endereço de Retorno	Armazena o endereço de retorno de uma rotina


#### Registrar

begin

```
-- Criando matrizes de Memória de 16 endereços
  type RAM_ARRAY is array (0 to 15) of std_logic_vector (0 to 15);
  type Inst ARRAY is array (0 to 15) of std logic vector (0 to 15);
  type Reg ARRAY is array (0 to 15) of std logic vector (0 to 15);
-- Declarando Banco de Registradores
  signal Reg Bank: Reg ARRAY:=(
  2(0010)
                                 3(0011)
  7(0111)
                              6(0110)
  10(1010) | 11(1011)
  -- Declarando memoria de instruções
  signal Inst Bank: Inst ARRAY:=(
  -- Declarando valores da RAM
  signal RAM: RAM ARRAY :=(
```



#### Ciclo clock








```
-----Ciclo do CLOCK------
ciclo_1_HZ : process (CLOCK) is
        variable clk_future : std_logic:= '0';
  begin
    if rising_edge(CLOCK) then
      if cont_1HZ = const_1HZ-1 then -- -1, contador começa em zero
        cont_1HZ <= 0;</pre>
                   clk_future := NOT clk_future;
                   if ciclo = '0' then
                         ciclo <= '1';
                   else
                         ciclo <= '0';
                   end if;
      else
        cont_1HZ <= cont_1HZ + 1;</pre>
      end if;
    end if;
         clk <= clk_future;</pre>
end process ciclo_1_HZ;
PrintReg : process(button) is
begin
        SeteSegDec <=to_integer(signed(Reg_bank(s)));</pre>
        if(rising_edge(button))then
                 if(button = '0') then
                         if(s = 15) then
                                  s \leftarrow 0;
                         else
                                  s \le s +1;
                         end if;
          end if;
        end if;
end process;
```

## ADD








#### when "0010" =>

```
Reg_bank(to_integer(unsigned(instruct(12 to 15)))) <=
Reg_bank(to_integer(unsigned(instruct(4 to 7)))) +
Reg_bank(to_integer(unsigned(instruct(8 to 11))));
destino <= to_integer(unsigned(instruct(12 to 15)));
DECOP2 <= "0001000"; --- 'A' de add;
```

## SUB








#### when "0011" =>

```
Reg_bank(to_integer(unsigned(instruct(12 to 15)))) <=
Reg_bank(to_integer(unsigned(instruct(4 to 7)))) -
Reg_bank(to_integer(unsigned(instruct(8 to 11))));
destino <= to_integer(unsigned(instruct(12 to 15)));
DECOP2 <= "0100100"; -- 'S' de sub;
```

## ADDI







#### when "1000" =>

Reg\_bank(to\_integer(unsigned(instruct(4 to 7)))) <=


std\_logic\_vector(to\_unsigned(to\_integer(unsigned(instruct(8 to 15))), 16));

DECOP2 <= "1001001"; -- 'A' de addi;


Reg\_bank(14) <= Reg\_bank(14) +


std\_logic\_vector(to\_unsigned(1,16));

## SHIFT










### PROCESSADOR LOGICA

## AND








```
when "O100" =>
Reg_bank(to_integer(unsigned(instruct(12 to 15)))) <=
Reg_bank(to_integer(unsigned(instruct(4 to 7)))) AND
Reg_bank(to_integer(unsigned(instruct(8 to 11))));
DECOP2 <= "O110000"; -- 'E' de and E
Reg_bank(14) <= Reg_bank(14) +
std_logic_vector(to_unsigned(1,16));
```








DECOP2 <= "0100100"; -- '5' de OR Reg\_bank(14) <= Reg\_bank(14) + std\_logic\_vector(to\_unsigned(1,16));

11))));

## XOR







```
when "0110" =>
Reg_bank(to_integer(unsigned(instruct(1
2 to 15)))) <=</pre>
```

Reg\_bank(to\_integer(unsigned(instruct(4 to 7)))) XOR


Reg\_bank(to\_integer(unsigned(instruct(8 to 11))));

DECOP2 <= "01000000"; -- '6' de XOR

Reg\_bank(14) <= Reg\_bank(14) +

std\_logic\_vector(to\_unsigned(1,16));

## SLT






else
Reg\_bank(to\_integer(unsigned(instruct(12 to 15)))) <= std\_logic\_vector(to\_unsigned(0, 16));

end if;

DECOP2 <= "0001111"; -- < '7' de XOR
 Reg\_bank(14) <= Reg\_bank(14) +
std\_logic\_vector(to\_unsigned(1,16));
 -- Transferencia</pre>









```
when "1010" =>
Reg_bank(to_integer(unsigned(instruct(1 2 to 15)))) <=

NOT
```

Reg\_bank(to\_integer(unsigned(instruct(8 to 11))));

DECOP2 <= "0000010"; -- '10' de NOT


Reg\_bank(14) <= Reg\_bank(14) +

std\_logic\_vector(to\_unsigned(1,16));



### PROCESSADOR TRANSFERENCIA









```
when "0000" =>
 Reg_bank(to_integer(unsigned(instruct(8)
                to 11)))) <=
  Reg_bank(to_integer(unsigned(instruct(4)
to 7))) + to_integer(unsigned(instruct(12 to
                  15))));
      Reg_bank(14) <= Reg_bank(14) +
   std_logic_vector(to_unsigned(1,16));
 if(to_integer(unsigned(instruct(8 to 11))) =
                 O) then
     DECOP2 <= "1110111"; -- '-' de NADA;
                output <= 0;
                    else
     DECOP2 <= "0000001"; -- '0' de Lw;
                   end if;
```








#### when "0001" =>

Reg\_bank(to\_integer(unsigned(instruct(4 to 7))) + to\_integer(unsigned(instruct(8 to 11)))) <=

Reg\_bank(to\_integer(unsigned(instruct(12 to 15))));


DECOP2 <= "1001111"; -- '1' de Sw; Reg\_bank(14) <= Reg\_bank(14) + std\_logic\_vector(to\_unsigned(1,16));








std\_logic\_vector(to\_unsigned(to\_integer(u nsigned(instruct(8 to 15))), 16)); DECOP2 <= "1100000"; -- 'b' de Lui; Reg\_bank(14) <= Reg\_bank(14) + std\_logic\_vector(to\_unsigned(1,16));



### PROCESSADOR DESVIO CONDICIONAL

## BEQ








```
when "1100" =>
if((Reg_bank(to_integer(unsigned(instruct(
                4 to 7))))) =
(Reg_bank(to_integer(unsigned(instruct(8
              to 11))))))) then
              Reg_bank(14) <=
std_logic_vector(to_unsigned(to_integer(u
     nsigned(instruct(12 to 15))),16));
                    else
      Reg_bank(14) <= Reg_bank(14) +
   std_logic_vector(to_unsigned(1,16));
                   end if;
    DECOP2 <= "0110001"; -- '12' de BEQ;
```


## BLT








```
when "1101" =>
if((Reg_bank(to_integer(unsigned(instruct(
                4 to 7))))) <
(Reg_bank(to_integer(unsigned(instruct(8
              to 11))))))) then
              Reg_bank(14) <=
std_logic_vector(to_unsigned(to_integer(u
     nsigned(instruct(12 to 15))),16));
                    else
      Reg_bank(14) <= Reg_bank(14) +
   std_logic_vector(to_unsigned(1,16));
                   end if;
    DECOP2 <= "1000010"; -- '13' de BLT;
```




#### PROCESSADOR DESVIO INCONDICIONAL








### JAL





```
when "1111" => --Jal OP-1111 D-0000
GOTO-00000000
Reg_bank(15) <= Reg_bank(14);
Reg_bank(14) <=
std_logic_vector(to_unsigned(to_integer(unsigned(instruct(8 to 15))),16));
DECOP2 <= "1000010"; -- '13' de BLT;
```

### OUTROS







#### when others =>

```
output <= 0 ; -- '-' de passagem intermediaria
destino <= 0 ; -- '-' de passagem intermediaria
DECOP2 <= "1110111"; -- '-' de passagem intermediaria
```



# PROCESSADOR PROGRAMA FATORIAL


```
-- Declarando memoria de instruções
 signal Inst_Bank: Inst_ARRAY:=( -- Test Fatorial
 19
                  18
 21
                  22
                    23
```


Declarando instruções

#### NUMEROS DA VARIAVEL SAIDA



```
case(output) is
     when 0 => DECOP <= "0000001"; --'0'
      when 1 => DECOP <= "1001111"; --'1'
     when 2 => DECOP <= "0010010"; --'2'
     when 3 => DECOP <= "0000110"; --'3'
      when 4 => DECOP <= "1001100"; --'4'
     when 5 => DECOP <= "0100100"; --'5'
     when 6 => DECOP <= "0100000"; --'6'
      when 7 => DECOP <= "0001111"; --'7'
     when 8 => DECOP <= "0000000"; --'8'
     when 9 => DECOP <= "0000100"; --'9'
     when others => DECOP <= "1110111"; --'-'
                   end case;
                    end if;
         led_out <= ciclo and ENABLE;</pre>
              -- DECOP <= DEC;
             -- DECOP2 <= DEC2;
            leds <= instruct(O to 3);</pre>
           leds2 <= instruct(4 to 7);</pre>
if(to_integer(unsigned(Reg_bank(14))) = 15) then
              DECOP <= "1110111";
             DECOP2 <= "1110111";
                     end if;
```





~

processador funcionando



