



1 CHECK POINT ARQUITETURA












PROCESSADOR



upcodes


Categoria	Instrução	Opcode	Exemplo
Aritmética	Add	0010_2	Add \$s1,\$s2,\$s3
	Sub	0011_2	sub \$s1,\$s2,\$s3
	Addi	1000_2	addi \$s1,100
	Shift	1001_2	Sft \$s1,8
Lógica	And	0100_2	And \$s1,\$s2,\$s3
	Or	0101_{2}	or \$s1,\$s2,\$s3
	Not	1010_2	Not \$s1
	Xor	0110_{2}	xor \$s1,\$s2,\$s3
	Slt	0111_{2}	Slt \$s1,\$s2,\$s3
Transferência	Lw	0000_2	lw \$s1,\$s2,\$s3
	Sw	0001_2	sw \$s1,\$s2,\$s3
	Lui	1011_2	Lui \$s1,100
Desvio Condicional	Beq	1100_2	beq \$s1,\$s2,5
	Blt	1101_{2}	blt \$s1,\$s2,5
Desvio incondicional	J	1110_{2}	J \$s1,100
	Jal	1111_{2}	Jal \$s1,100





Código	Símbolo	Função	Descrição
0000_{2}	\$zero	Constante zero	Constante 0 de 16 bits
0001_2	\$t0		
0010_2	\$t1	Temporários	Registradores Auxiliares
0011_2	\$t2		
0100_2	\$a0		
0101_2	\$a1	Argumento	Argumentos para operações
0110_2	\$a2		aritméticas e procedimentos
0111_2	\$s0		
1000_2	\$s1		
1001_2	\$s2	salvos	Armazena valores durante
1010_2	\$s3		chamadas de procedimento
1011_2	\$s4		
1100_2	\$gp	Apontador global	Aponta para as variáveis globais na pilha
1101_2	\$sp	Apontador pilha	Aponta para o topo da pilha
1110_2	\$pc	Contador de programa	Aponta para a próxima instrução
$ 1111_2 $	\$ra	Endereço de Retorno	Armazena o endereço de retorno de uma rotina

Registrar








```
-- Criando matrizes de Memória de 16 endereços
  type RAM_ARRAY is array (0 to 15) of std_logic_vector (0 to 15);
   type Inst_ARRAY is array (0 to 15) of std_logic_vector (0 to 15);
   type Reg ARRAY is array (0 to 15) of std logic vector (0 to 15);
-- Declarando Banco de Registradores
   signal Reg_Bank: Reg_ARRAY:=(
   1(0001)
                                        2(0010)
                                            3(0011)
   5(0101) | 6(0110)
                                            7(0111)
   9(1001) | 10(1010) | 11(1011)
   -- Declarando memoria de instruções
   signal Inst_Bank: Inst_ARRAY:=(
   "0010000100001010", "0010001100100100", "0011001101100111", "0011010000111001", -- 0 | 1 | 2 | 3 1000000001100101
   -- Declarando valores da RAM
   signal RAM: RAM_ARRAY :=(
   begin
```

ADD








when "0010" =>

```
Reg_bank(to_integer(unsigned(instruct(12 to 15)))) <=
Reg_bank(to_integer(unsigned(instruct(4 to 7)))) +
Reg_bank(to_integer(unsigned(instruct(8 to 11))));
destino <= to_integer(unsigned(instruct(12 to 15)));
DECOP2 <= "0001000"; -- 'A' de add;
```

SUB








when "0011" =>

```
Reg_bank(to_integer(unsigned(instruct(12 to 15)))) <=
Reg_bank(to_integer(unsigned(instruct(4 to 7)))) -
Reg_bank(to_integer(unsigned(instruct(8 to 11))));
destino <= to_integer(unsigned(instruct(12 to 15)));
DECOP2 <= "0100100"; -- 'S' de sub;
```

SHIFT








when "1001" =>

```
Reg_bank(to_integer(unsigned(instruct(8 to 11)))) <=
std_logic_vector(shift_left(unsigned(Reg_bank(to_integer(unsigned(instruct(8 to 11))))),to_integer(unsigned(instruct(12 to 15)))));
destino <= to_integer(unsigned(instruct(8 to 11)));
DECOP2 <= "O111100"; -- 'S' de shift;
```

ADDI








when "1000" =>

OUTROS







when others =>

```
output <= 0 ; -- '-' de passagem intermediaria
destino <= 0 ; -- '-' de passagem intermediaria
DECOP2 <= "1110111"; -- '-' de passagem intermediaria
```

NUMEROS DA VARIAVEL SAIDA



```
case(output) is
     when 0 => DECOP <= "0000001"; --'0'
      when 1 => DECOP <= "1001111"; --'1'
     when 2 => DECOP <= "0010010"; --'2'
     when 3 => DECOP <= "0000110"; --'3'
     when 4 => DECOP <= "1001100"; --'4'
     when 5 => DECOP <= "0100100"; --'5'
     when 6 => DECOP <= "0100000"; ---'6'
      when 7 => DECOP <= "0001111"; --'7'
     when 8 => DECOP <= "0000000"; --'8'
     when 9 => DECOP <= "0000100"; --'9'
     when others => DECOP <= "1110111"; --'-'
                   end case;
                    end if;
         led_out <= ciclo and ENABLE;</pre>
              -- DECOP <= DEC;
             -- DECOP2 <= DEC2;
            leds <= instruct(0 to 3);</pre>
           leds2 <= instruct(4 to 7);</pre>
if(to_integer(unsigned(Reg_bank(14))) = 15) then
             DECOP <= "1110111";
             DECOP2 <= "1110111";
                    end if;
```



