Memórias

Sistemas Microcontrolados

Memória de Programa ATMEGA 2560

- 256K bytes organizados em 128K x 16
 - Boot Program
 - Application Flash Program
 - Program Counter is 17 bits
 - ► The Flash memory has an endurance of at least 10,000 write/erase cycles



O Application Flash Section

Boot Flash Section

0x7FFF/0xFFFF/0x1FFFF

Memória de Dados




Figure 8-2. Data Memory Map

Address (HEX)

0 - 1F

20 - 5F

60 - 1FF

200

21FF

2200

FFFF

32 Registers
64 I/O Registers
416 External I/O Registers
Internal SRAM
(8192 × 8)
External SRAM
(0 - 64K × 8)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x14 (0x34)	PORTG		-	PORTG5	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	page 98
0x13 (0x33)	DDRG	-		DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	page 98
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	page 98
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	page 97
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	page 98
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINFO	page 98
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	page 97
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDEo	page 97
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINEO	page 98
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 97
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 97
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 97
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	page 97
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	page 97
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	page 97
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 96
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 96
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 96
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	page 96
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	page 96
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	page 96

	1	ŀ	I:	I: «	1			ı		A. U	
0x2B (0x4B)	GPIOR2				General Purpo	se I/O Register 2		,		page 36	
0x2A (0x4A)	GPIOR1		~		General Purpo	se I/O Register 1			we	page 36	
0x29 (0x49)	Reserved	-	-	2	2	-	-	828	12		
0x28 (0x48)	OCR0B		Timer/Counter0 Output Compare Register B								
0x27 (0x47)	OCR0A		Timer/Counter0 Output Compare Register A								
0x26 (0x46)	TCNT0		81	51 19	Timer/Cor	unter0 (8 Bit)			34	page 130	
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	page 129	
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0		-	WGM01	WGM00	page 126	
0x23 (0x43)	GTCCR	TSM	-	-	3	-	-	PSRASY	PSRSYNC	page 166, 189	
0x22 (0x42)	EEARH	- EEPROM Address Register High Byte							page 34		
0x21 (0x41)	EEARL		EEPROM Address Register Low Byte								
0x20 (0x40)	EEDR		EEPROM Data Register								
0x1F (0x3F)	EECR	-	-	EEPM1	EEPMo	EERIE	EEMPE	EEPE	EERE	page 34	
0x1E (0x3E)	GPIOR0		8	8 000 day 000 0	General Purpo	se I/O Register 0			40 Vi	page 36	
0x1D (0x3D)	EIMSK	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INTO	page 111	
0x1C (0x3C)	EIFR	INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0	page 112	
0x1B (0x3B)	PCIFR	-	-	-		-	PCIF2	PCIF1	PCIF0	page 113	
0x1A (0x3A)	TIFR5	-	-	ICF5	-	OCF5C	OCF5B	OCF5A	TOV5	page 162	
0x19 (0x39)	TIFR4	-	-	ICF4	-	OCF4C	OCF4B	OCF4A	TOV4	page 162	
0x18 (0x38)	TIFR3	-	-	ICF3	-	OCF3C	OCF3B	OCF3A	TOV3	page 162	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	page 188	
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	page 162	
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	page 131	
	•										

					4					
0x3F (0x5F)	SREG	J.	Т	Н	S	V	N	Z	С	page 13
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	page 15
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 15
0x3C (0x5C)	EIND	-	-	-	-	-	-	-	EINDo	page 16
0x3B (0x5B)	RAMPZ	-	-	-	-	2	4.1	RAMPZ1	RAMPZ0	page 16
0x3A (0x5A)	Reserved		-		-	-	7.0	107	-	a Mario (e a e mail
0x39 (0x59)	Reserved	-	-	-	-	-	(41)	-	-	e e
0x38 (0x58)	Reserved	-	-	-	-	-	-	17	-	
0x37 (0x57)	SPMCSR	SPMIE	RWWSB	SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	page 323
0x36 (0x56)	Reserved		-	7	-		-	::7:	-	21.NN,27.7-2
0x35 (0x55)	MCUCR	JTD	_	-	PUD	2	121	IVSEL	IVCE	page 64, 108, 96, 301
0x34 (0x54)	MCUSR		-	-	JTRF	WDRF	BORF	EXTRF	PORF	page 301
0x33 (0x53)	SMCR	-	-	-		SM2	SM1	SM0	SE	page 50
0x32 (0x52)	Reserved		-		-	-	-	17	-	4 Marin (a 2 1
0x31 (0x51)	OCDR	OCDR7	OCDR6	OCDR5	OCDR4	OCDR3	OCDR2	OCDR1	OCDR0	page 294
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	page 266
0x2F (0x4F)	Reserved	-	-	-	-	-	141	-	-	77 80
0x2E (0x4E)	SPDR		SPI Data Register							page 199
0x2D (0x4D)	SPSR	SPIF	WCOL	-	-	-	(41)	4	SPI2X	page 198
0x2C (0x4C)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	page 197
								•		10 07 00 00 00 00 00 00 00 00 00 00 00 00

Figure 8-2. Data Memory Map

Address (HEX)

0 - 1F

20 - 5F

60 - 1FF

200

21FF

2200

FFFF


	32 Registers	
	64 I/O Registers	
41	16 External I/O Registers	
	Internal SRAM	
	(8192 × 8)	
	External SRAM	
	(0 - 64K × 8)	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x78)	ADCL		ADC Data Register Low byte							
(0x77)	Reserved	-	-	-	-	-	-	141	-	S CAMPAN N
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	XMCRB	XMBK	-	-	-	-	XMM2	XMM1	XMMo	page 38
(0x74)	XMCRA	SRE	SRL2	SRL1	SRL0	SRW11	SRW10	SRW01	SRW00	page 36
(0x73)	TIMSK5	-	-	ICIE5	-	OCIE5C	OCIE5B	OCIE5A	TOIE5	page 162
(0x72)	TIMSK4	-	-	ICIE4	-	OCIE4C	OCIE4B	OCIE4A	TOIE4	page 161
(0x71)	TIMSK3	-	-	ICIE3	=	OCIE3C	OCIE3B	OCIE3A	TOIE3	page 161
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	page 188
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	page 161
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	page 131
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	page 113
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	page 113
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	page 114
(0x6A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	page 110
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	page 110
(0x68)	PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	page 112
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL		•	•	Oscillator Cal	ibration Register	•	•	•	page 48
(0x65)	PRR1	-	-	PRTIM5	PRTIM4	PRTIM3	PRUSART3	PRUSART2	PRUSART1	page 56
(0x64)	PRR0	PRTWI	PRTIM2	PRTIM0	-	PRTIM1	PRSPI	PRUSART0	PRADC	page 55
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	page 48
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	page 65

(0x93)	Reserved	-	-	-	-	-	-	(-)	125		
(0x92)	TCCR3C	FOC3A	FOC3B	FOC3C	(**)	-	(*)	0.23	(72)	page 157	
(0x91)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31	CS30	page 156	
(0x90)	TCCR3A	COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	COM3C0	WGM31	WGM30	page 154	
(0x8F)	Reserved	-	-	-	-	-	-	10-1	\ - \		
(0x8E)	Reserved	-	-	-	-	-	-	1.7			
(0x8D)	OCR1CH		Timer/Counter1 - Output Compare Register C High Byte								
(0x8C)	OCR1CL			Timer/Co	unter1 - Output C	ompare Register	C Low Byte			page 159	
(0x8B)	OCR1BH			Timer/Co	unter1 - Output C	ompare Register	B High Byte			page 159	
(0x8A)	OCR1BL			Timer/Co	ounter1 - Output C	ompare Register	B Low Byte			page 159	
(0x89)	OCR1AH			Timer/Co	unter1 - Output C	ompare Register	A High Byte			page 159	
(0x88)	OCR1AL			Timer/Co	ounter1 - Output C	ompare Register	A Low Byte			page 159	
(0x87)	ICR1H		Timer/Counter1 - Input Capture Register High Byte								
(0x86)	ICR1L		Timer/Counter1 - Input Capture Register Low Byte								
(0x85)	TCNT1H			Tim	er/Counter1 - Cou	ınter Register Hiç	gh Byte			page 158	
(0x84)	TCNT1L			Tim	er/Counter1 - Co	unter Register Lo	w Byte			page 158	
(0x83)	Reserved		-		-	-	-	1741	-		
(0x82)	TCCR1C	FOC1A	FOC1B	FOC1C		-	-	(C +):		page 157	
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	page 156	
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	COM1C1	COM1C0	WGM11	WGM10	page 154	
(0x7F)	DIDR1	-			-	-		AIN1D	AINOD	page 267	
(0x7E)	DIDRO	ADC7D	ADC6D	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	page 287	
(0x7D)	DIDR2	ADC15D	ADC14D	ADC13D	ADC12D	ADC11D	ADC10D	ADC9D	ADC8D	page 288	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	page 281	
(0x7B)	ADCSRB		ACME	111170	-	MUX5	ADTS2	ADTS1	ADTS0	page 266, 282, 287	
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	page 285	
(0x79)	ADCH	11	3	3	ADC Data Re	gister High byte	ž ž		30 III	page 286	
									1		

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x1FF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	-		-	-		. •	-	(+)	
(0x13F)	Reserved									
(0x13E)	Reserved									
(0x13D)	Reserved									
(0x13C)	Reserved									
(0x13B)	Reserved									
(0x13A)	Reserved									
(0x139)	Reserved									
(0x138)	Reserved									
(0x137)	Reserved									
(0x136)	UDR3				USART3 I/O	Data Register			å :	page 218
(0x135)	UBRR3H	-	-			L	JSART3 Baud Ra	te Register High B	Byte	page 222
(0x134)	UBRR3L				USART3 Baud Ra	ate Register Low	Byte	(5)		page 222
(0x133)	Reserved	-	-	-	-	1.*	11.	-	•	
(0x132)	UCSR3C	UMSEL31	UMSEL30	UPM31	UPM30	USBS3	UCSZ31	UCSZ30	UCPOL3	page 235
(0x131)	UCSR3B	RXCIE3	TXCIE3	UDRIE3	RXEN3	TXEN3	UCSZ32	RXB83	TXB83	page 234
(0x130)	UCSR3A	RXC3	TXC3	UDRE3	FE3	DOR3	UPE3	U2X3	МРСМЗ	page 233

Figure 8-3. On-chip Data SRAM Access Cycles



EEPROM

- 4K bytes
- has an endurance of at least 100,000 write/erase cycles
- Sensível à flutuação de tensão
- Quando a EEPROM é lida, a CPU é pausada por quarto ciclos de clock antes da próxima instrução ser executada
- Recomenda-se um circuito de verificação de tensão e a aplicação de reset se necessário.

Table 8-1. EEPROM Programming Time

Symbol	Number of Calibrated RC Oscillator Cycles	Typ Programming Time
EEPROM write (from CPU)	26,368	3.3ms

I/O Memory

- Todas as posições de I/O devem ser acessadas utilizando as instruções LD/LDS/LDD e ST/STS/STD, transferindo dados entre as 32 posições do registradores de trabalho e os registradores de I/O.
- Também podem ser acessados com os comandos SBI e CBI e checados usando as instruções SBIS e SBIC.

SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0
	Page 1970		
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$

Maria Carana	40	4 17 9	Position		
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	Rd ← (X)	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	Rd ← (Y)	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
		- I	Tarto Consultation		