

ac1: * circuit simulation lab 2 t>0 forced

Units — vdb(1)

— vdb(6)

— vdb(6,8)

