

tran1: * circuit simulation lab 2 t>0

V

— v(6)

