

ac1: \* circuit simulation lab 2 t>0 forced

Units    — vp(1)

— vp(6)

— vp(6,8)

