

tran1: * circuit simulation lab 2 t>0 forced

V — v(1)

— v(6)

