```
`timescale 1ns/1ps
module tb;
  localparam TB_N = 8;
                  tb_clk;
  reg
                  tb_rst;
  reg
                  tb_enable;
  reg
                  tb_load;
  reg
  reg
      [TB_N-1:0] tb_prox_cuenta;
  wire [TB_N-1:0] tb_cuenta;
  initial begin
    $dumpfile("dump.vcd");
        $dumpvars;
    test();
  end
        contador #(
      .N
             (TB_N)
    ) dut (
                    (tb_clk),
      .clk
      .rst
                    (tb_rst),
                    (tb_enable),
      .enable
                    (tb_load),
      .load
      .prox_cuenta (tb_prox_cuenta),
      .cuenta
                    (tb_cuenta)
    );
  task test;
    integer i;
    begin
          tb clk = 1'b0;
      tb_rst = 1'b0;
      tb_enable = 1'b0;
      tb_load = 1'b0;
      tb_prox_cuenta = 8'h45;
      #20;
      tb_rst = 1'b1;
      #20;
      tb_rst = 1'b0;
      #100;
      for (i=0;i<1000;i=i+1) begin
        tb clk = ~tb clk;
        #10;
      tb_enable = 1'b1;
      for (i=0;i<20;i=i+1) begin
        tb clk = ~tb clk;
        #10;
      end
      for (i=0;i<20;i=i+1) begin
```

```
tb_clk = ~tb_clk;
        #10;
      end
      tb_load = 1'b1;
      for (i=0;i<20;i=i+1) begin
        tb_clk = ~tb_clk;
        #10;
      end
      tb_load = 1'b0;
      for (i=0;i<20;i=i+1) begin
        tb_clk = ~tb_clk;
        #10;
      end
    end
 endtask
endmodule
```