
BLG222E Computer Organization

Project 2

Due Date: 30.04.2020, 08:00

(Part-1) Design an Arithmetic Logic Unit (ALU) that has two 8-bit inputs and an 8-bit output. The ALU is shown on the left side of Figure 1. The ALU functions and the flags that will be updated (i.e., - means that the flag will not be affected and $\sqrt{}$ means that the flag changes based on the OutALU) are given on the right side of Figure 1:

- FunSel selects the function of the ALU.
- OutALU shows the result of the operation that is selected by FunSel and applied on A and/or B inputs.
- **Z (zero)** bit is set if **OutALU** is zero (e.g., **NOT B** is zero).
- C (carry) bit is set if OutALU sets the carry (e.g., LSL A produces carry).
- **N** (negative) bit is set if the ALU operation generates a negative result (e.g., **A–B** results in a negative number).
- O (overflow) bit is set if an overflow occurs (e.g., A+B results in an overflow).
- Note that **Z|C|N|O** flags are stored in a **register!**



FunSel	OutALU	Z	С	N	0
0000	Α	٧	_	٧	_
0001	В	٧	_	٧	-
0010	NOT A	٧	_	٧	_
0011	NOT B	٧	_	٧	-
0100	A + B	٧	٧	٧	٧
0101	A + B + Carry	٧	٧	٧	٧
0110	A - B	٧	٧	٧	٧
0111	A AND B	٧	_	٧	_
1000	A OR B	٧	_	٧	_
1001	A XOR B	٧	_	٧	_
1010	LSL A	٧	٧	٧	-
1011	LSR A	٧	_	٧	-
1100	ASL A	٧	_	٧	-
1101	ASR A	٧	_	_	٧
1110	CSL A	٧	٧	٧	٧
1111	CSR A	٧	٧	٧	٧

Figure 1: The ALU (Left) and its characteristic table (Right)

(Circular | Arithmetic | Logical) Shift (Left | Right) operations are depicted in Figure 2, Figure 3, and Figure 4.




Figure 2: Circular Shift Operations




Figure 3: Logical Shift Operations





Figure 4: Arithmetic Shift Operations

(Part-2) Implement the organization in Figure 5. Please note that, the whole system uses the same single clock.



MuxASel	MuxAOut	MuxBSel	MuxBOut		MuxCSel	MuxCOut
00	IROut (0-7)	00	ф		0	MuxAOut
01	Memory Output	01	IROut (0-7)		1	OutA
10	Address Register OutC	10	Memory Outp	ut		
11	OutALU	11	OutALU			

Figure 5: ALU System

Submission:

Implement your design in logisim software, upload a single compressed (zip) file to Ninova before the deadline. All the students from each group should submit the project file. Therefore, be sure that all of you uploaded the same final file to Ninova. This compressed file should contain your design files (.circ) and a report that contains:

- the number&names of the students in the group
- list of control inputs and corresponding functions for your design

Group work is expected for this project. All the 4 student members of the group **must** design together. Make sure to connect pins (under Wiring group of logisim) to the inputs and control inputs of your design, so that different inputs and functions can be tested. Similarly connect your inputs and outputs to a "Hex Digit Display" in logisim (under Input/output group of logisim) so that the test outputs can be observed and use proper labelling to improve the clarity of your circuits.