

GPIO pins

- Raspberry Pi manages up to 54 pins
- Only the showed ones are accessible
- □ GPIO ports are mapped in memory, starting at 0x3F200000




GPIO memory mapping





Programming GPIO pins as input/output




Configuration.inc

```
/* Configuration of all the IO of the expansion board */
   .set GPBASE, 0x3f200000
   .set GPFSELO,
                  0x00
   .set GPFSEL1,
                  0x04
   .set GPFSEL2,
                  0x08
.text
 ldr r0, =GPBASE
            ldr r1, [r0, #GPFSEL0]
            ldr r4, =0b1100111111111111111001000000111111 @ Mask for forcing 0
            and r1,r1,r4
            orr r1,r1,r5
   str r1, [r0, #GPFSEL0]
                                      @GPIO4&9 as output, GPIO2&3 as input
@ Configure of GPSEL1 (address 0x3F200004) for GPIO 10,11,17
   ldr r1, [r0, #GPFSEL1]
            ldr r4, =0b1111111110011111111111111111111001001 @ Mask for forcing 0
            ldr r5, =0b000000000100000000000000001001 @ Mask for forcing 1
            and r1,r1,r4
            orr r1,r1,r5
   str r1, [r0, #GPFSEL1]
                                      @GPIO10&11&17 as output
@ Configure of GPSEL2 (address 0x3F200008) for GPIO 22,27
   ldr r1, [r0, #GPFSEL2]
            ldr r4, =0b1111111110011111111111111111 @ Mask for forcing 0
            and r1,r1,r4
            orr r1,r1,r5
   str r1, [r0, #GPFSEL2]
                                      @GPIO22&27 as output
```

inter.inc: using symbolic names for addresses

```
.macro ADDEXC vector, dirRTI
      r1, =(\dirRTI-\vector+0xa7fffffb)
 ldr
      r1, #2
 ror
      r1, [r0, #\vector]
 str
.endm
      GPBASE,
                0x3F200000
 .set
       GPFSELO,
 .set
                    0x00
 .set
       GPFSEL1,
                    0x04
       GPFSEL2,
                    0x08
 .set
       GPFSEL3,
 .set
                    0x0c
.set
       GPFSEL4,
                    0x10
      GPFSEL5,
                    0x14
 .set
       GPFSEL6,
                    0x18
 .set
       GPSETO,
                    0x1c
 .set
       GPSET1,
                    0x20
 .set
                                            GPIO
       GPCLRO,
                    0x28
 .set
       GPCLR1,
                    0x2c
 .set
                    0x34
       GPLEVO,
 .set
      GPLEV1,
                    0x38
 .set
      GPEDSO,
                    0x40
 .set
 .set
       GPEDS1,
                    0x44
       GPFENO,
                    0x58
 .set
       GPFEN1,
 .set
                    0x5c
       GPPUD,
                    0x94
 .set
      GPPUDCLKO,
 .set
                      0x98
                0x3F003000
 .set
       STBASE,
       STCS,
                   0x00
 .set
                                            Timer
       STCLO,
                   0x04
 .set
       STC1,
                   0x10
 .set
.set
      STC3,
                   0x18
      INTBASE, 0x3F00b000
 .set
.set
       INTFIQCON,
                    0x20c
                                          Interrup.
       INTENIRQ1,
                    0x210
 .set
 .set
      INTENIRO2,
                    0x214
```

3F20001C	ON					1					1					1						1	1	1									
3F200028	OFF					1					1					1						1	1	1									
		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0





Example 1


Code for turning on a red LED (GPIO9):


```
.set GPBASE, 0x3F200000
   .set GPFSEL0, 0x00
   .set GPSET0, 0x1c
.text
   Idr r0, =GPBASE
         xx999888777666555444333222111000*/
/* quia bits
   str r1, [r0, #GPFSEL0] @ Configura GPIO 9
            10987654321098765432109876543210*/
* guia bits
   str r1, [r0, #GPSET0] @ Enciende GPIO 9
infi: b
       infi
```

Dept. of Comp. Arch., UMA, 2016















 $F= 250 \text{ Hz} \rightarrow CC= 1/250 \text{ s.} = 4 \text{ ms}$



A very basic routine to copy the content of this port in the register r8 (for example) is:

```
Idr r0,=0x3F200034 /* r0 contents the address of the input port */

Idr r8,[r0] /* The content of port 3F200034 is copied into r8 */


/* If r8.2=0, the button is pressed (1 for released)*/


/* If r8.3=0, the button is pressed (1 for released)*/
```

To check the state of the buttons:


```
tst r8, #0b00100 /* The mask is 00100 for bit 2 */ beq button2pressed /* if bit2=0 (pressed) \Rightarrow z=1 */
```

Dept. of Comp. Arch., UMA, 2016






Status register again: cpsr_fsxc



- Condition code flags
 - N = Negative result from ALU
 - Z = Zero result from ALU
 - C = ALU operation Carried out
 - V = ALU operation oVerflowed
- Sticky Overflow flag Q flag
 - Indicates if saturation has occurred
- SIMD Condition code bits GE[3:0]
 - Used by some SIMD instructions
- IF THEN status bits IT[abcde]
 - Controls conditional execution of Thumb instructions

- T bit
 - T = 0: Processor in ARM state
 - T = 1: Processor in Thumb state
- J bit
 - J = 1: Processor in Jazelle state
- Mode bits
 - Specify the processor mode
- Interrupt Disable bits
 - I = 1: Disables IRQ
 - F = 1: Disables FIQ
- E bit
 - E = 0: Data load/store is little endian
 - E = 1: Data load/store is bigendian
- A bit
 - A = 1: Disable imprecise data aborts

Status register again: cpsr_fsxc




- We can modify the Current Program Status Register (CPSR) in several ways by mean of the msr instruction:
 - Every byte can be independently modified by accessing the corresponding byte (cpsr_f, cpsr_x, cpsr_s, cpsr_c):
 - Example:
 - mov r0,#0bxxxxxxxxx
 - msr cpsr_c, r0 → only the 8 LSB are modified
 - Example 2: disable interrupts IQR, FIR for Supervisor (SVC) mode and enter in supervisor mode:
 - mov r0,#0b11010011
 - msr cpsr_c, r0 → only the 8 LSB are modified

Banking of registers

EC1516 Chapter 4:17

10000 11011 10010 10001 10111 10011 User mode **IRQ** FIQ **Undef Abort** SVC r0 ARM has 37 registers, all 32-bits long r1 r2 r3- A subset of these registers is accessible in each r4 mode and does not have to be preserved r5 - Note: System mode uses the User mode r6 register set. r7 r8 r8 r9 r9 r10 r10 r11 r11 r12 r12 r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp) r13 (sp) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r14 (lr) r15 (pc) cpsr spsr spsr spsr spsr spsr Current mode **Banked out registers** -Dept.-of-Comp. Arch., UMA, 2016

System Timer



Timer (polling example)

STBASE STCS	3F20 3000	CS	M2 M2 M3
	3F20 3004	CLO	Ascending counter bytes
	3F20 3008	CHI	Ascending counter bytes (CHI:CLO increments each microsecond)
STCLO	3F20 300C	C0	Compare registers: if any one of them is equal to
STC1	3F20 3010	C1	CLO, then corresponding bit Mx in CS is set and
	3F20 3014	C2	interrupt is provoked (if it is enabled). C0 and C3 are used by the GPU
	3F20 3018	C3	are used by the GPU

```
Delay loop (polling)
          ldr r0, =STBASE
                               @ r0 is an input parameter (ST base address)
          ldr r1, =500000
                               @ rl is an input parameter (waiting time in microseconds)
          push {r4, r5}
                               @ Save r4 and r5 in the stack
          ldr r4, [r0, #STCLO] @ Load CLO timer
          add r4, r1
                               @ Add waiting time -> this is our ending time
ret.1:
         ldr r5, [r0, #STCLO] @ Enter waiting loop: load current CLO timer
          cmp r5, r4
                               @ Compare current time with ending time
          blo ret.1
                               @ If lower, go back to read timer again
          pop {r4, r5}
                                         @ Restore r4 and r5
          bx lr
                               @ Return from routine
                                                                        Dept. of Comp. Arch., UMA, 2016
```

EC1516 Chapter 4.19

Example 8: turn on a RED led after 4 sec.

```
.include "inter.inc"
              .text
                               r0, #0
                                             @apunto tabla excepciones
                      mov
                               0x18, irq_handler
                      ADDEXC
                      ldr
                               r0. =GPBASE
         Set GPIO9 as
                      ldr
                               Output
                       str
                               r1, [r0, #GPFSEL0]
                       ldr
                               r0, =STBASE
        Load CLO, add
                      ldr
                               r1, [r0, #STCL0]
        4sec and store
                      add
                               r1, #0x400000 @4,19 segundos
          result in C1
                      str
                               r1, [r0, #STC1]
                       ldr
                               r0, =INTBASE
          Fnable C1
                               r1. #0b0010
                      mov
          interruption
                               r1, [r0, #INTENIRQ1]
                      str
                               r0, #0b01010011
                                                   @modo SVC, IRQ activo
                      mov
         Enable I flag
                      msr
                               cpsr_c, r0
              bucle:
                               bucle
                      b
          18
              irq_handler:
          19
          20
                               {r0, r1}
                       push
                      ldr
                               r0, =GPBASE
         Turn on RED
                               r1, #0b0000000000000000000001000000000
                      mov
         led (GPIO9)
                               r1, [r0, #GPSET0]
                       str
          24
                               {r0, r1}
                       pop
         PC← LR - 4
                               pc, lr, #4
                      suos
                                                                          2016
EC1516 Cha
```

INTERRUPTS

Exception handler

- Basic structure of a exception handler
 - Interruption: the return is done by Ir-4
 - Internal exception (as data abort): the return is done by Ir-8 irq_handler:

```
push {lista registros}
...
pop {lista registros}
subs pc, lr, #4
```

- User must manage A, I and F flags to disable/enable nesting of new exceptions and interruptions.
 - Initially the interruptions are disabled (I=F=1).

1- Initialize Vector Table

- To write in the Vector Table:
 - Example for IRQ

```
mov r0, #0 @Vector table Base = 0
ADDEXC 0x18, irq_handler
```

 ADDEXC is a macro that computes the offset of the exception handler and writes the Vector in the Vector Table.


Mem. address	Contents
0x00000000	b reset_handler_routine
0x00000004	b Unexisingcode_hadeler_routine
0x00000008	b SVC_handler_routine
0x000000C	b Abort1_handler_routine
0x00000010	b Abort2_handler_rountie
0x00000014	-
0x00000018	b irq_handler
0x0000001C	b FIQ_hadler_routine

2- Disable Interruptions and initialize the stack


- Each mode has its stack pointer (sp)
 - Change the mode (via cpsr_c)
 - Instructions msr (sr <- reg) y mrs (reg <-sr).
 - Initialize the corresponding sp register
- Initial state in BareMetal is SVC
 - sp_fiq=0x4000, sp_irq=0x8000, sp_svc=0x8000000:

```
@apunto tabla excepciones
                        r0, #0
               mov
               ADDEXC
                        0x18, irq_handler
                        0x1c, fiq_handler
               ADDEXC
Entering
                        r0, #0b11010001 @modo FIQ, FIQ&IRQ desact
in FIQ mode
               mov
                        cpsr_c, r0
               msr
                        sp, #0x4000
Entering
               mov
                                          @modo IRQ, FIQ&IRQ desact
                        r0, #0b11010010
in IRQ mode
               mov
                        cpsr_c, r0
               msr
                        sp, #0x8000
Entering
               mov
                        r0, #0b11010011
                                          @modo SVC, FIQ&IRQ desact
in SVC mode
               mov
                        cpsr_c, r0
               msr
                        sp, #0x8000000
                mov
```

4- Enable sources of interruption cont.




Regular Interrupts by timer (using comparator C1)



Dept. of Comp. Arch., UMA, 2016

Generating a regular interruption (IRQ) by push buttons



Using FIQ




Select FIQ Source = 7 bits → 128 sources


- 0-31 represent 32 interruption sources of IRQ 1
- 32-63 represent 32 interruption sources of IRQ 2
- 64-95 represent 32 interruption sources of IRQ basic

Examples:

- Enable FIQ for C1 of SysTimer
 - Bit 1 of IRQ1 → Code 1
 - Also 1 in FIQ Enable
 - Result: 0b10000001 → 0x81
- Enable FIQ for C3 of SysTimer
 - Bit 3 of IRQ1 → Code 3
 - Also 1 in FIQ Enable
 - Result: 0b10000011 → 0x83
- Enable FIQ for GPIO_int3
 - Bit 20 of IRQ2 → Code 20+32
 - Also 1 in FIQ Enable
 - Result: 0b10110100 → 0xB4
- Disadventage:
 - Just one source interruption can be enabled!



Fast Interrupts by timer (using comparator C3)



Fast interrupts by push buttons

