











GPIO pins

- ❑ Raspberry Pi manages up to 54 pins
- ❑ Only the showed ones are accessible
- ❑ GPIO ports are mapped in memory, starting at 0x3F200000

		Pin No.			
  	3.3V	1	2	5V	Tx Rx
	GPIO2	3	4	5V	
	GPIO3	5	6	GND	
	GPIO4	7	8	GPIO14	
  	GND	9	10	GPIO15	
	GPIO17	11	12	GPIO18	
	GPIO27	13	14	GND	
	GPIO22	15	16	GPIO23	
  	3.3V	17	18	GPIO24	
	GPIO10	19	20	GND	
	GPIO9	21	22	GPIO25	
	GPIO11	23	24	GPIO8	
	GND	25	26	GPIO7	

GPIO memory mapping





Programming GPIO pins as input/output

```
.set GPBASE, 0x3F200000
.set GPSEL0, 0x00
.set GPSEL1, 0x04
.set GPSEL2, 0x08
```

Programming GPIO9 & 4 as output
Programming GPIO2 & 3 as input

```
ldr r0, =GPBASE
ldr r1, =0b000010...000100000000000000
str r1, [r0, #GPFSEL0]
```



Configuration.inc

```
/* Configuration of all the IO of the expansion board */
.set GPBASE, 0x3f200000
.set GPFSEL0, 0x00
.set GPFSEL1, 0x04
.set GPFSEL2, 0x08
.text
ldr r0, =GPBASE
    ldr r1, [r0, #GPFSEL0]
    ldr r4, =0b11001111111111111001000000111111 @ Mask for forcing 0
    ldr r5, =0b00001000000000000001000000000000 @ Mask for forcing 1
    and r1,r1,r4
    orr r1,r1,r5
    str r1, [r0, #GPFSEL0] @GPIO4&9 as output, GPIO2&3 as input
@ Configure of GPSEL1 (address 0x3F200004) for GPIO 10,11,17
    ldr r1, [r0, #GPFSEL1]
    ldr r4, =0b11111111001111111111111111001001 @ Mask for forcing 0
    ldr r5, =0b000000000001000000000000000001001 @ Mask for forcing 1
    and r1,r1,r4
    orr r1,r1,r5
    str r1, [r0, #GPFSEL1] @GPIO10&11&17 as output
@ Configure of GPSEL2 (address 0x3F200008) for GPIO 22,27
    ldr r1, [r0, #GPFSEL2]
    ldr r4, =0b1111111100111111111111111100111111 @ Mask for forcing 0
    ldr r5, =0b0000000000010000000000000001000000 @ Mask for forcing 1
    and r1,r1,r4
    orr r1,r1,r5
    str r1, [r0, #GPFSEL2] @GPIO22&27 as output
```

inter.inc: using symbolic names for addresses

```
.macro  ADDEXC vector, dirRTI
ldr    r1, =(\dirRTI-\vector+0xa7fffffb)
ror    r1, #2
str    r1, [r0, #\vector]
.endm

.set   GPBASE, 0x3F200000
.set   GPFSEL0, 0x00
.set   GPFSEL1, 0x04
.set   GPFSEL2, 0x08
.set   GPFSEL3, 0x0c
.set   GPFSEL4, 0x10
.set   GPFSEL5, 0x14
.set   GPFSEL6, 0x18
.set   GPSET0, 0x1c
.set   GPSET1, 0x20
.set   GPCLR0, 0x28
.set   GPCLR1, 0x2c
.set   GPLEV0, 0x34
.set   GPLEV1, 0x38
.set   GPEDS0, 0x40
.set   GPEDS1, 0x44
.set   GPFEN0, 0x58
.set   GPFEN1, 0x5c
.set   GPPUD, 0x94
.set   GPPUDCLK0, 0x98

.set   STBASE, 0x3F003000
.set   STCS, 0x00
.set   STCLO, 0x04
.set   STC1, 0x10
.set   STC3, 0x18

.set   INTBASE, 0x3F00b000
.set   INTFIQCON, 0x20c
.set   INTENIRQ1, 0x210
.set   INTENIRQ2, 0x214
```

GPIO


Timer

Interrupt.

[illegible]

3F20001C


GPSET0



Port *for* ON

3F200028

GPCLR0



Port *for* OFF


Example 1

- ❑ Code for turning on a red LED (GPIO9):

```
.set    GPBASE, 0x3F200000
.set    GPFSEL0, 0x00
.set    GPSET0, 0x1c
.text
    ldr    r0, =GPBASE
/* guia bits          xx999888777666555444333222111000*/
    mov    r1, #0b000010000000000000000000000000000000
    str    r1, [r0, #GPFSEL0] @ Configura GPIO 9
/* guia bits          10987654321098765432109876543210*/
    mov    r1, #0b0000000000000000000000000000000000001000000000
    str    r1, [r0, #GPSET0] @ Enciende GPIO 9
infi: b    infi
```

Turing ON the red LED on GPIO9

GPSET0



```
.set GPBASE, 0x3F200000
.set GPSET0, 0x01C
.set GPCLR0, 0x028
.set GPLEV0, 0x034
```


Turn ON Red LED (*GPIO9*)

```
ldr r0, =GPBASE
ldr r1, =0b0...01000000000
str r1, [r0, #GPSET0]
```

ON



GPCLR0



GPLEV0

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4


GPIO9
GPIO10
GPIO11

GPIO17

GPIO22


GPIO27

Pin	
1	3.3V
3	GPIO2
5	GPIO3
7	GPIO4
9	GND
11	GPIO17
13	GPIO27
15	GPIO22
17	3.3V
19	GPIO10
21	GPIO9
23	GPIO11
25	GND



Turing OFF the red LED on GPIO9

GPSET0




```
.set GPBASE, 0x3F200000
.set GPSET0, 0x01C
.set GPCLR0, 0x028
.set GPLEV0, 0x034
```


Turn OFF Red LED (GPIO9)

```
ldr r0, =GPBASE
ldr r1, =0b0...01000000000
str r1, [r0, #GPCLR0]
```

GPCLR0



OFF



GPLEV0

GPIO0
GPIO1
GPIO2
GPIO3
GPIO4


GPIO9
GPIO10
GPIO11

GPIO17

GPIO22


GPIO27

Pin	Signal
1	3.3V
3	GPIO2
5	GPIO3
7	GPIO4
9	GND
11	GPIO17
13	GPIO27
15	GPIO22
17	3.3V
19	GPIO10
21	GPIO9
23	GPIO11
25	GND



Turing ON-OFF LEDs: summary

	Pin
3.3V	1
GPIO2	3
GPIO3	5
GPIO4	7
GND	9
GPIO17	11
GPIO27	13
GPIO22	15
3.3V	17
GPIO10	19
GPIO9	21
GPIO11	23
GND	25




```
.set GPBASE, 0x3F200000
.set GPSET0, 0x01C
.set GPCLR0, 0x028
.set GPLEV0, 0x034
```

Turn ON-OFF Red LED (GPIO9)



```
ldr r0, =GPBASE
ldr r1, =0b0...01000000000
/* Turn ON */
str r1, [r0, #GPSET0]
/* Turn OFF */
str r1, [r0, #GPCLR0]
```

ON

OFF



GPLEV0



Check GPIO2 (button)

(for GPIO3 use #0b01000)

```
ldr r1, [r0, #GPLEV0]
tst r1, #0b00100
(if z=1 → button pressed
use _ne for z=0, _eq for z=1)
```

3F20001C

GPSET0



Port *for* HIGH




3F200028

GPCLR0



Port *for* LOW



$$F = 250 \text{ Hz} \rightarrow CC = 1/250 \text{ s.} = 4 \text{ ms}$$


3F200034

GPLEV0



3F200034

GPLEV0



A very basic routine to copy the content of this port in the register r8 (for example) is:

```
ldr r0,=0x3F200034    /* r0 contents the address of the input port */
ldr r8,[r0]            /* The content of port 3F200034 is copied into r8 */
                        /* If r8.2=0, the button is pressed (1 for released) */
                        /* If r8.3=0, the button is pressed (1 for released) */
```


To check the state of the buttons:

```
tst r8, #0b00100    /* The mask is 00100 for bit 2 */
beq button2pressed /* if bit2=0 (pressed) → z=1 */
```

Check button (GPIO2) and turn ON a red led

Pin	
1	3.3V
3	GPIO2
5	GPIO3
7	GPIO4
9	GND
11	GPIO17
13	GPIO27
15	GPIO22
17	3.3V
19	GPIO10
21	GPIO9
23	GPIO11
25	GND

GPSET0



```
.set GPBASE, 0x3F200000
.set GPSET0, 0x01C
.set GPCLR0, 0x028
.set GPLEV0, 0x034
```


Check GPIO2 and ON red LED if pressed

(for GPIO3 use #0b01000)

```
ldr    r2, =0b0...010000000000
ldr    r1, [r0, #GPLEV0]
tst    r1, #0b00100
streq  r2, [r0, #GPSET0]
      (if z=1 → button pressed
      use _ne for z=0, _eq for z=1)
```

Note: buttons have inverse logic

GPCLR0



ON



GPIO0
GPIO1
GPIO2
GPIO3
GPIO4


GPIO9
GPIO10
GPIO11

GPIO17

GPIO22

GPIO27


GPLEV0



Check button (GPIO2) and turn OFF a red led

	Pin
3.3V	1
GPIO2	3
GPIO3	5
GPIO4	7
GND	9
GPIO17	11
GPIO27	13
GPIO22	15
3.3V	17
GPIO10	19
GPIO9	21
GPIO11	23
GND	25

GPSET0



```
.set GPBASE, 0x3F200000
.set GPSET0, 0x01C
.set GPCLR0, 0x028
.set GPLEV0, 0x034
```

Check GPIO2 and OFF red LED if pressed



(for GPIO3 use #0b01000)

```
ldr r2, =0b0...01000000000
ldr r1, [r0, #GPLEV0]
tst r1, #0b00100
streq r2, [r0, #GPCLR0]
    (if z=1 → button pressed
    use _ne for z=0, _eq for z=1)
```


Note: buttons have inverse logic

OFF

GPCLR0



Status register again: cpsr fsxc



Condition code flags

- N = **N**egative result from ALU
- Z = **Z**ero result from ALU
- C = ALU operation **C**arried out
- V = ALU operation o**V**erflowed

Sticky Overflow flag - Q flag

- Indicates if saturation has occurred

SIMD Condition code bits – GE[3:0]

- Used by some SIMD instructions

IF THEN status bits – IT[abcde]

- Controls conditional execution of Thumb instructions

T bit

- T = 0: Processor in ARM state
- T = 1: Processor in Thumb state

J bit

- J = 1: Processor in Jazelle state

Mode bits

- Specify the processor mode

Interrupt Disable bits

- I = 1: Disables IRQ
- F = 1: Disables FIQ


E bit

- E = 0: Data load/store is little endian
- E = 1: Data load/store is bigendian

A bit


- A = 1: Disable imprecise data aborts


Status register again: cpsr_fsrc




- We can modify the Current Program Status Register (CPSR) in several ways by mean of the *msr* instruction:
 - Every byte can be independently modified by accessing the corresponding byte (cpsr_f, cpsr_x, cpsr_s, cpsr_c):
 - Example:
 - `mov r0,#0bxxxxxxxx`
 - `msr cpsr_c, r0` → only the 8 LSB are modified
 - Example 2: disable interrupts IQR, FIR for Supervisor (SVC) mode and enter in supervisor mode:
 - `mov r0,#0b11010011`
 - `msr cpsr_c, r0` → only the 8 LSB are modified

Banking of registers





Timer (polling example)



Delay loop (polling)

```

ldr r0, =STBASE      @ r0 is an input parameter (ST base address)
ldr r1, =500000      @ r1 is an input parameter (waiting time in microseconds)

push {r4, r5}        @ Save r4 and r5 in the stack
ldr r4, [r0, #STCLO] @ Load CLO timer
add r4, r1            @ Add waiting time -> this is our ending time
ret1: ldr r5, [r0, #STCLO] @ Enter waiting loop: load current CLO timer
      cmp r5, r4          @ Compare current time with ending time
      blo ret1           @ If lower, go back to read timer again
      pop {r4, r5}       @ Restore r4 and r5
      bx lr              @ Return from routine
    
```

Example 8: turn on a RED led after 4 sec.

	1	<code>.include "inter.inc"</code>
	2	<code>.text</code>
	3	<code>mov r0, #0 @apunto tabla excepciones</code>
	4	<code>ADDEXC 0x18, irq_handler</code>
Set GPIO9 as Output	5	<code>ldr r0, =GPBASE</code>
	6	<code>ldr r1, =0b00001000000000000000000000000000</code>
	7	<code>str r1, [r0, #GPFSEL0]</code>
Load CLO, add 4sec and store result in C1	8	<code>ldr r0, =STBASE</code>
	9	<code>ldr r1, [r0, #STCLO]</code>
	10	<code>add r1, #0x400000 @4,19 segundos</code>
	11	<code>str r1, [r0, #STC1]</code>
Enable C1 interruption	12	<code>ldr r0, =INTBASE</code>
	13	<code>mov r1, #0b0010</code>
	14	<code>str r1, [r0, #INTENIRQ1]</code>
Enable I flag	15	<code>mov r0, #0b01010011 @modo SVC, IRQ activo</code>
	16	<code>msr cpsr_c, r0</code>
	17	<code>bucle: b bucle</code>
	18	
	19	<code>irq_handler:</code>
	20	<code>push {r0, r1}</code>
Turn on RED led (GPIO9)	21	<code>ldr r0, =GPBASE</code>
	22	<code>mov r1, #0b0000000000000000000000001000000000</code>
	23	<code>str r1, [r0, #GPSET0]</code>
	24	<code>pop {r0, r1}</code>
PC ← LR - 4	25	<code>suos pc, lr, #4</code>

INTERRUPTS

Exception handler

❑ Basic structure of a exception handler

- Interruption: the return is done by lr-4
- Internal exception (as data abort): the return is done by lr-8

`irq_handler:`

```
    push    {lista registros}
    ...
    pop     {lista registros}
    subs    pc, lr, #4
```

- User must manage A, I and F flags to disable/enable nesting of new exceptions and interruptions.
 - Initially the interruptions are disabled (I=F=1).

1- Initialize Vector Table

❑ To write in the Vector Table:

- Example for IRQ

```
mov    r0, #0           @Vector table Base = 0
ADDEXC 0x18, irq_handler
```

- ADDEXC is a macro that computes the offset of the exception handler and writes the Vector in the Vector Table.

Mem. address	Contents
0x00000000	b reset_handler_routine
0x00000004	b Unexisingcode_hadeler_routine
0x00000008	b SVC_handler_routine
0x0000000C	b Abort1_handler_routine
0x00000010	b Abort2_handler_rountie
0x00000014	-
0x00000018	b irq_handler
0x0000001C	b FIQ_hadler_routine

2- Disable Interrupts and initialize the stack

- ❑ Each mode has its stack pointer (sp)
 - Change the mode (via cpsr_c)
 - Instructions msr (sr <- reg) y mrs (reg <- sr).
 - Initialize the corresponding sp register
- ❑ Initial state in BareMetal is SVC
 - sp_fiq=0x4000, sp_irq=0x8000, sp_svc=0x80000000:

Entering
in FIQ mode

Entering
in IRQ mode

Entering
in SVC mode

```
mov    r0, #0           @apunto tabla excepciones
ADDEXC 0x18, irq_handler
ADDEXC 0x1c, fiq_handler


mov    r0, #0b11010001   @modo FIQ, FIQ&IRQ desact
msr    cpsr_c, r0
mov    sp, #0x4000

mov    r0, #0b11010010   @modo IRQ, FIQ&IRQ desact
msr    cpsr_c, r0
mov    sp, #0x8000

mov    r0, #0b11010011   @modo SVC, FIQ&IRQ desact
msr    cpsr_c, r0
mov    sp, #0x80000000
```


4- Enable sources of interruption cont.

❑ Interruption ports




Main




Handler

Generating a regular interruption (IRQ) by push buttons



Using FIQ

FIQ



- ❑ Select FIQ Source = 7 bits → 128 sources
 - 0-31 represent 32 interruption sources of IRQ 1
 - 32-63 represent 32 interruption sources of IRQ 2
 - 64-95 represent 32 interruption sources of IRQ basic


Examples:

- ❑ Enable FIQ for C1 of SysTimer
 - Bit 1 of IRQ1 → Code 1
 - Also 1 in FIQ Enable
 - Result: 0b10000001 → 0x81
- ❑ Enable FIQ for C3 of SysTimer
 - Bit 3 of IRQ1 → Code 3
 - Also 1 in FIQ Enable
 - Result: 0b10000011 → 0x83
- ❑ Enable FIQ for GPIO_int3
 - Bit 20 of IRQ2 → Code 20+32
 - Also 1 in FIQ Enable
 - Result: 0b10110100 → 0xB4
- ❑ Disadvantage:
 - Just one source interruption can be enabled!


IRQ 1

IRQ 2

IRQ Basic



Fast Interrupts by timer (using comparator C3)



Fast interrupts by push buttons

