Practice Raspberry Pi2

PART II:

INTERRUPS


Configuration.inc


```
/* Configuration of all the IO of the expansion board */
   .set GPBASE, 0x3f200000
   .set GPFSELO,
                    0x00
   .set GPFSEL1,
                    0x04
   .set GPFSEL2,
                    0x08
.text
  ldr r0, =GPBASE
             ldr r1, [r0, #GPFSEL0]
             ldr r4, =0b1100111111111111111001000001111111 @ Mask for forcing 0
             ldr r5, =0b00001000000000000010000000000 @ Mask for forcing 1
             and r1,r1,r4
             orr r1,r1,r5
   str r1, [r0, #GPFSEL0]
                                        @GPIO4&9 as output, GPIO2&3 as input
@ Configure of GPSEL1 (address 0x3F200004) for GPIO 10,11,17
   ldr r1, [r0, #GPFSEL1]
             ldr r4, =0b1111111110011111111111111111111001001 @ Mask for forcing 0
             ldr r5, =0b000000000100000000000000001001 @ Mask for forcing 1
             and r1,r1,r4
             orr r1,r1,r5
   str r1, [r0, #GPFSEL1]
                                        @GPIO10&11&17 as output
@ Configure of GPSEL2 (address 0x3F200008) for GPIO 22,27
   ldr r1, [r0, #GPFSEL2]
             ldr r4, =0b11111111100111111111111111111 @ Mask for forcing 0
             and r1,r1,r4
             orr r1,r1,r5
   str r1, [r0, #GPFSEL2]
                                        @GPIO22&27 as output
```

inter.inc: using symbolic names for addresses

```
.macro ADDEXC vector, dirRTI
      r1, =(\dirRTI-\vector+0xa7fffffb)
 ldr
      r1, #2
 ror
      r1, [r0, #\vector]
 str
.endm
      GPBASE,
                0x3F200000
 .set
       GPFSELO,
 .set
                    0x00
 .set
       GPFSEL1,
                    0x04
       GPFSEL2,
                    0x08
 .set
       GPFSEL3,
 .set
                    0x0c
 .set
       GPFSEL4,
                    0x10
      GPFSEL5,
                    0x14
 .set
       GPFSEL6,
                    0x18
 .set
       GPSETO,
                    0x1c
 .set
       GPSET1,
                    0x20
 .set
                                            GPIO
       GPCLRO,
                    0x28
 .set
       GPCLR1,
                    0x2c
 .set
                    0x34
       GPLEVO,
 .set
      GPLEV1,
                    0x38
 .set
      GPEDSO,
                    0x40
 .set
 .set
       GPEDS1,
                    0x44
       GPFENO,
                    0x58
 .set
       GPFEN1,
 .set
                    0x5c
       GPPUD,
                    0x94
 .set
      GPPUDCLKO,
 .set
                      0x98
                0x3F003000
 .set
       STBASE,
       STCS,
                   0x00
 .set
                                            Timer
       STCLO,
                   0x04
 .set
       STC1,
                   0x10
 .set
      STC3,
                   0x18
 .set
      INTBASE, 0x3F00b000
 .set
       INTFIQCON,
                     0x20c
 .set
                                          Interrup.
       INTENIRQ1,
                    0x210
 .set
 .set
      INTENIRO2,
                    0x214
```

Banking of registers





1- Initialize Vector Table

- To write in the Vector Table:
 - Example for IRQ

```
mov r0, #0 @Vector table Base = 0
ADDEXC 0x18, irq_handler
```

 ADDEXC is a macro that computes the offset of the exception handler and writes the Vector in the Vector Table.

Mem. address	Contents
0x00000000	b reset_handler_routine
0x00000004	b Unexisingcode_hadeler_routine
0x00000008	b SVC_handler_routine
0x000000C	b Abort1_handler_routine
0x00000010	b Abort2_handler_rountie
0x00000014	-
0x00000018	b irq_handler
0x0000001C	b FIQ_hadler_routine


Status register again: cpsr_fsxc



- Condition code flags
 - N = Negative result from ALU
 - Z = Zero result from ALU
 - C = ALU operation Carried out
 - V = ALU operation oVerflowed
- Sticky Overflow flag Q flag
 - Indicates if saturation has occurred
- SIMD Condition code bits GE[3:0]
 - Used by some SIMD instructions
- IF THEN status bits IT[abcde]
 - Controls conditional execution of Thumb instructions

- T bit
 - T = 0: Processor in ARM state
 - T = 1: Processor in Thumb state
- J bit
 - J = 1: Processor in Jazelle state
- Mode bits
 - Specify the processor mode
- Interrupt Disable bits
 - I = 1: Disables IRQ
 - F = 1: Disables FIQ
- E bit
 - E = 0: Data load/store is little endian
 - E = 1: Data load/store is bigendian
- A bit
 - A = 1: Disable imprecise data aborts

Status register again: cpsr_fsxc



Example 2: disable interrupts FIQ and enable IRQ for Supervisor (SVC) mode and enter in supervisor mode:

2- Disable Interruptions and initialize the stack


- Each mode has its stack pointer (sp)
 - Change the mode (via cpsr_c)
 - Instructions msr (sr <- reg) y mrs (reg <-sr).
 - Initialize the corresponding sp register
- Initial state in BareMetal is SVC
 - sp_fiq=0x4000, sp_irq=0x8000, sp_svc=0x8000000:

```
@apunto tabla excepciones
                        r0, #0
               mov
               ADDEXC
                        0x18, irq_handler
                        0x1c, fiq_handler
               ADDEXC
Entering
                        r0, #0b11010001 @modo FIQ, FIQ&IRQ desact
in FIQ mode
               mov
                        cpsr_c, r0
               msr
                        sp, #0x4000
Entering
               mov
                                          @modo IRQ, FIQ&IRQ desact
                        r0, #0b11010010
in IRQ mode
               mov
                        cpsr_c, r0
               msr
                        sp, #0x8000
Entering
               mov
                                          @modo SVC, FIQ&IRQ desact
                        r0, #0b11010011
               mov
in SVC mode
                        cpsr_c, r0
               msr
                        sp, #0x8000000
                mov
```


Skeleton for interrupts

```
.include "configuration.inc"
.include "symbolic.inc"
/* Vector Table inicialization */
     mov r0,#0
     ADDEXC 0x18, regular interrupt @only if used
     ADDEXC 0x1C, fast interrupt @only if used
/* Stack init for IRO mode */
     mov r0, #0b11010010
     msr cpsr c, r0
     mov sp, #0x8000
/* Stack init for FIQ mode */
           r0, #0b11010001
           cpsr c, r0
     mov sp, #0x4000
          mov r8,#0
/* Stack init for SVC mode */
           r0, #0b11010011
     msr cpsr c, r0
     mov sp, #0x8000000
/* Continue my MAIN program here */
end: b end
/* Regular interrupt (only if used) */
regular interrupt:
    push { list of registers}
     pop { list of registers}
     subs pc, lr, #4
/* Fast interrupt (only if used) */
fast interrupt:
    push { list of registers}
     pop { list of registers}
     subs pc, lr, #4
```

System Timer



Rpi cheat sheet



Code structure:


Main program (.text):

- Initialize Vector Table (IRQ/FIQ)
- 2 Init the stack/s for FIQ/IRQ modes
- 10 Init the stack for SVC mode (SVC mode selected)
- 4 Configure GPIOs (I&O)
- 6 Configure peripheral interruption: timer/push-buttons)
- 6 Local enabling of configured interrupts
- Global enabling of interrupts (SVC mode)
- Infinite loop (polling of device/s?)


IRQ/FIQ Handler:

- Push registers to be used
- Source of interruption?
- 3 Perform handler work depending on 2
- 4 Clear event (notify to device IRQ/FIQ has been served)
- 6 Pop registers
- 6 Return from handler


Regular Interrupts by timer (using comparator C1)




Dept. of Comp. Arch., UMA, 2016



Fast Interrupts by timer (using comparator C3)





Exception handler

- Basic structure of a exception handler
 - Interruption: the return is done by Ir-4
 - Internal exception (as data abort): the return is done by Ir-8

```
irq_handler:
    push {lista registros}
    ...
    pop {lista registros}
    subs pc, lr, #4
```

- User must manage A, I and F flags to disable/enable nesting of new exceptions and interruptions.
 - Initially the interruptions are disabled (I=F=1).