Design Project


ECE 5130 (Intro to Digital VLSI)


Fall 2024

Evan Morse, Carter Brady, Marim Mahmoud


TABLE OF CONTENTS


| Question 1 | 2 |
|------------|---|
| Question 2 | |
| Question 3 | |
| Question 4 | |







We measured the hold time by decreasing the hold time until the clock to Q delay was 1.5 times the normal value of C2Q.png. I measured the setup time by slowly decreasing the setup time until the Clock to Q delay was 1.5 times the normal C2Q.png time. The hold time was 110p S and the setup time was 200p S.









For question 4, the circuit will fail when the delay for the inverted clock is significantly higher than the clock signal coming in to the circuit. If the NMOS transistors for the inverted clock are 225 um instead of 1.5 um, it will cause the inverted clock to be significantly delayed. This will cause the circuit to malfunction.

