This document describes the architecture and function specifics of AXI4 stream FIFO design.

A computer screen shot of a diagram

Description automatically generated

Figure 1. Top level block diagram

TBD