


Introduction [\(Ask a Question\)](#)

In the video applications space, it is required to write a continuous stream of incoming data (frames) from sources such as a video camera to memory. Video Direct Memory Access (VDMA) IP attempts to address the need for writing a continuous burst of data to DDR memory.

There are control registers that need to be configured within the IP. These registers are configured through AXI4 Lite interface.

The following figure shows the VDMA input and output ports.

Figure 1. VDMA Input Output Ports



Summary

The following table provides a summary of the Video DMA IP characteristics.

Table 1. Video DMA IP Characteristics

Core Version	This document applies to Video DMA IP v1.1
Supported Device Families	The Video DMA IP supports the following families: <ul style="list-style-type: none">• PolarFire® SoC• PolarFire• RTG4™• IGLOO® 2• SmartFusion® 2
Supported Tool Flow	Requires Libero® SoC v12.0 or later releases
Licensing	No RTL license is required for this IP and clear RTL is available.

Features

The Video DMA IP has the following key features:

- 32-bit addressing for the AXI4 Lite Interface
- 38-bit addressing for the AXI4 Interface to DDR
- Configurable Input Data Bus Width to 8-bit, 16-bit, and 32-bit
- Fixed Output Data Bus Width of 64-bit
- Supports Interrupt generation
- 32-bit Programmable Buffer Address to write the frames to DDR
- Supports Multiple Resolution (example: 640 × 360, 1280 × 720, 1920 × 1080)
- Frame Size for every written frame Available

Installation Instructions

The IP core must be installed to the IP Catalog of Libero® SoC software automatically through the IP Catalog update function in Libero SoC software, or it is manually downloaded from the catalog. Once the IP core is installed in Libero SoC software IP Catalog, it is configured, generated, and instantiated within SmartDesign for inclusion in the Libero project.

Table of Contents

Introduction.....	1
1. Description.....	4
2. Configuration Settings.....	5
3. Inputs and Output Signals.....	6
4. Design Specifications.....	7
5. Register Summary and Maps.....	8
5.1. IP Version.....	9
5.2. Control Register.....	10
5.3. Enable Global Interrupt.....	11
5.4. Interrupt Status.....	12
5.5. Enable Interrupt.....	13
5.6. FIFO Buffer Address.....	14
5.7. FIFO Frame Size.....	15
6. Testbench Simulation.....	16
7. Resource Utilization.....	18
8. Revision History.....	19
Microchip FPGA Support.....	20
Microchip Information.....	20
The Microchip Website.....	20
Product Change Notification Service.....	20
Customer Support.....	20
Microchip Devices Code Protection Feature.....	20
Legal Notice.....	21
Trademarks.....	21
Quality Management System.....	22
Worldwide Sales and Service.....	23

1. Description [\(Ask a Question\)](#)

A video source generates a continuous stream of data which needs to be written to the DDR memory as video frames. The memory location for the frame buffers is configured through the control registers. For each processed frame, VDMA presents the frame size in the corresponding control register.


DDR memory requires 38-bit addressing. The processor provides for the 32-bit address to which the video frame has to be written. The VDMA appends all 0s to the lower 6 bits of the required 38-bit address, that is, 38-bit address = "MSB 32-bit address provided by the processor" + "LSB 6 bits are 0". Multiple buffer addresses are provided and stored in VDMA. Maximum number of pending buffer addresses within VDMA is 32, at any given instance.

The DDR memory write agent is responsible to collect the video data from camera and write these as frame data to the DDR memory. It uses AXI4 interface to access the DDR memory. VDMA has internal buffers which store the incoming data before writing it to DDR through the AXI4 interface.

The global interrupt register needs to be set to use the interrupt feature of the VDMA IP. When enabled, the required interrupts are enabled as seen from the control register map. For all the enabled interrupts, processor receives interrupt onto a single line. For example, when the end of frame interrupt is enabled, for every frame written to the DDR memory an interrupt is generated. This interrupt line to the processor is held high till the processor clears it through the interrupt status control register. Hence, the processor is notified whenever the frame is available for processing. An event may take place wherein, while the processor is clearing the interrupt, another interrupt event occurs. In such scenarios, VDMA IP raises the interrupt line high immediately after the processor clears the first interrupt. The processor identifies the source of the interrupt from the interrupt status control register. The same register is used to clear the interrupt as well.

The following figure shows the DMA architecture block diagram.

Figure 1-1. DMA Architecture Block Diagram



2. Configuration Settings [\(Ask a Question\)](#)

User can select 8, 16, and 32-bit Input Data Width for the Video DMA IP.

3. Inputs and Output Signals [\(Ask a Question\)](#)

The following table lists the Video DMA IP input and output signals.

Table 3-1. Input and Output Signal Description

Signal name	Direction	Width	Description
ACLK_I	Input	1	AXI4 Lite interface clock
ARESETN_I	Input	1	AXI4 Lite interface reset signal
DDR_CLK_I	Input	1	DDR clock for writing
DDR_CLK_RSTN_I	Input	1	DDR clock reset signal
VIDEO_SOURCE_CLK_I	Input	1	Video clock for data input
VIDEO_SOURCE_CLK_RSTN_I	Input	1	Video clock reset signal
DDR_CTRL_READY_I	Input	1	DDR controller ready signal to indicate that DDR memory is ready to accept commands from the VDMA IP
FRAME_START_I	Input	1	Indicates a start of frame for the camera data input
DATA_VALID_I	Input	1	Indicates that a valid data is available on the data bus
DATA_I	Input	8, 16, and 32	Camera data which has to be written to DDR memory
AXI4L_VDMA	Input	AXI4 Lite interface	AXI4 Lite interface to access control registers of the VDMA IP
INT_DMA_O	Output	1	This signal is held high till an interrupt clear signal is received. It will be generated for every frame data written to the DDR memory.
mAXI4_SLAVE	Output	AXI4 interface	This mirrored AXI4 slave interface is connected to the DDR memory for the frames to be written

4. Design Specifications [\(Ask a Question\)](#)

The following table lists the design specifications of the VDMA IP.

Table 4-1. Design Specification and Parameter

Sr num	Design parameter	Value
1	Buffer address FIFO	WIDTH: 32 DEPTH: 32
2	Frame size FIFO	WIDTH: 32 DEPTH: 32

5. Register Summary and Maps [\(Ask a Question\)](#)

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	IP_VER	7:0	IP VERSION[7:0]							
		15:8	IP VERSION[15:8]							
		23:16	IP VERSION[23:16]							
		31:24								
0x04	Control_Register	7:0						FIFO RESET	IP RESET	ENABLE/ DISABLE
		15:8								
		23:16								
		31:24								
0x08	GLBL_INT_EN	7:0								GLOBAL INTERRUPT ENABLE
		15:8								
		23:16								
		31:24								
0x0C	Interrupt_Status	7:0				FRAME SIZE FIFO EMPTY	FRAME SIZE FIFO FULL	BUFFER ADDRESS FIFO EMPTY	BUFFER ADDRESS FIFO FULL	END OF FRAME INTERRUPT
		15:8								
		23:16								
		31:24								
0x10	Interrupt_Enable	7:0				FRAME SIZE FIFO EMPTY	FRAME SIZE FIFO FULL	BUFFER ADDRESS FIFO EMPTY	BUFFER ADDRESS FIFO FULL	END OF FRAME INTERRUPT
		15:8								
		23:16								
		31:24								
0x14 ... 0x1B	Reserved									
0x1C	Buffer_Address_FIFO	7:0	BUFFER ADDRESS FIFO[7:0]							
		15:8	BUFFER ADDRESS FIFO[15:8]							
		23:16	BUFFER ADDRESS FIFO[23:16]							
		31:24	BUFFER ADDRESS FIFO[31:24]							
0x20 ... 0x23	Reserved									
0x24	Frame_Size_FIFO	7:0	FRAME SIZE FIFO[7:0]							
		15:8	FRAME SIZE FIFO[15:8]							
		23:16	FRAME SIZE FIFO[23:16]							
		31:24	FRAME SIZE FIFO[31:24]							

5.1 IP Version [\(Ask a Question\)](#)

Name: IP_VER
Offset: 0x000
Reset: 0x10100
Property: Read-only

Current Video DMA IP version number

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
	IP VERSION[23:16]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	1
Bit	15	14	13	12	11	10	9	8
	IP VERSION[15:8]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	1
Bit	7	6	5	4	3	2	1	0
	IP VERSION[7:0]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 23:0 – IP VERSION[23:0] Current Video DMA IP version number

5.2 Control Register [\(Ask a Question\)](#)

Name: Control_Register

Offset: 0x004

Reset: 0x1

Property: Read/Write

Register to Enable/Disable/Reset the Video DMA IP

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
						FIFO RESET	IP RESET	ENABLE/ DISABLE
Access						W	W	R/W
Reset						0	0	1

Bit 2 – FIFO RESET Writing a value of '1' flushes all the FIFOs within the Video DMA IP core. It does not hold the written value, that is, writes are combinatorial in nature


Bit 1 – IP RESET Writing a value of '1' resets the IP core and flushes all the FIFOs within the Video DMA IP core. It does not hold the written value, that is, writes are combinatorial in nature.

Bit 0 – ENABLE/DISABLE This setting manages the activation and deactivation of the IP. Setting it to '1' will enable the IP, while setting it to '0' will disable it.

5.3 Enable Global Interrupt [\(Ask a Question\)](#)

Name: GLBL_INT_EN
Offset: 0x008
Reset: 0x0
Property: Read/Write

Global Interrupt Enable



Bit 0 – GLOBAL INTERRUPT ENABLE Enables the interrupts globally at Video DMA IP level.

5.4 Interrupt Status [\(Ask a Question\)](#)

Name: Interrupt_Status
Offset: 0x00C
Reset: 0x0
Property: Read/Write

Interrupt Status Register

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
				FRAME SIZE FIFO EMPTY	FRAME SIZE FIFO FULL	BUFFER ADDRESS FIFO EMPTY	BUFFER ADDRESS FIFO FULL	END OF FRAME INTERRUPT
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bit 4 – FRAME SIZE FIFO EMPTY When enabled, it indicates to the processor that the frame size FIFO is getting empty. Writing a value of '1' will clear this interrupt.

Bit 3 – FRAME SIZE FIFO FULL When enabled, it indicates to the processor that the frame size FIFO is in full condition. Writing a value of '1' will clear this interrupt.

Bit 2 – BUFFER ADDRESS FIFO EMPTY When enabled, buffer address FIFO empty interrupt will be generated, when the Video DMA IP has processed all the buffer addresses provided by the processor. Writing a value of '1' will clear this interrupt.

Bit 1 – BUFFER ADDRESS FIFO FULL When enabled, buffer address FIFO full interrupt will be generated when the Video DMA IP is unable to accept any more buffer addresses from the processor, indicating that the FIFO is in full condition. Writing a value of '1' will clear this interrupt.

Bit 0 – END OF FRAME INTERRUPT When enabled, End Of Frame interrupt is generated after every frame is written to the memory. This frame is written to the buffer address provided by the processor. Reading a value of '1' in this register indicates that the Frame End interrupt event has occurred. Writing a value of '0' clears the interrupt.

5.5 Enable Interrupt [\(Ask a Question\)](#)

Name: Interrupt_Enable

Offset: 0x010

Reset: 0x0

Property: Read/Write

Interrupt Enable Register

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
				FRAME SIZE FIFO EMPTY	FRAME SIZE FIFO FULL	BUFFER ADDRESS FIFO EMPTY	BUFFER ADDRESS FIFO FULL	END OF FRAME INTERRUPT
Access				R/W	R/W	R/W	R/W	R/W
Reset				0	0	0	0	0

Bit 4 – FRAME SIZE FIFO EMPTY Writing a value of '1' enables the interrupt generation for frame size FIFO empty condition.

Bit 3 – FRAME SIZE FIFO FULL Writing a value of '1' enables the interrupt generation for frame size FIFO full condition.

Bit 2 – BUFFER ADDRESS FIFO EMPTY Writing a value of '1' enables the interrupt generation for buffer address FIFO empty condition.

Bit 1 – BUFFER ADDRESS FIFO FULL Writing a value of '1' enables the interrupt generation for buffer address FIFO full condition.

Bit 0 – END OF FRAME INTERRUPT Writing a value of '1' enables the Frame End interrupt. The interrupt will be generated for every frame getting written to the memory.

5.6 FIFO Buffer Address [\(Ask a Question\)](#)

Name: Buffer_Address_FIFO
Offset: 0x01C
Reset: 0x0
Property: Write-only

Buffer address provided by the external agent, like processor, should be written to this address register.

Bit	31	30	29	28	27	26	25	24
	BUFFER ADDRESS FIFO[31:24]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	BUFFER ADDRESS FIFO[23:16]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	BUFFER ADDRESS FIFO[15:8]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	BUFFER ADDRESS FIFO[7:0]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0

Bits 31:0 – BUFFER ADDRESS FIFO[31:0] The buffer address, to which the frame should be written, is programmed by the external agency into this control register. The provided 32-bit address is internally converted to 38-bit address, as shown below. This 38-bit address is used by the FIC interface to access the DDR memory, by the MSS processor.

Value	Description
MSS 37:6 address	32-bit address programmed into the buffer address FIFO
MSS 5:0 address	Lower 6 bits are hard coded to the value of 0

5.7 FIFO Frame Size [\(Ask a Question\)](#)

Name: Frame_Size_FIFO

Offset: 0x024

Reset: 0x0

Property: Read-only

Size of the frame which was written to the DDR memory

Bit	31	30	29	28	27	26	25	24
	FRAME SIZE FIFO[31:24]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	23	22	21	20	19	18	17	16
	FRAME SIZE FIFO[23:16]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8
	FRAME SIZE FIFO[15:8]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
	FRAME SIZE FIFO[7:0]							
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0


Bits 31:0 - FRAME SIZE FIFO[31:0] Frame size, which is written to the DDR memory, can be read from this control register. This register should be read after receiving the End Of Frame interrupt, which indicates a valid memory write operation.

6. Testbench Simulation [\(Ask a Question\)](#)

A sample testbench is provided to simulate the VDMA IP core. To simulate the testbench, perform the following steps:


1. In Libero SoC tool, click **View > Windows > IP Catalog** and search for **VDMA** entry.
2. To configure the IP, double-click **VDMA** and click **OK**.
3. Navigate to **Stimulus Hierarchy** and click **Build Hierarchy**, as shown in the following figure.

Figure 6-1. Stimulus Hierarchy



4. To run the testbench in interactive mode, navigate to the **Stimulus Hierarchy** tab, right-click **vdma_tb > Simulate Pre-Synth Design > Open Interactively**. The IP gets simulated for a single frame with 320 × 240 resolution, as shown in the following figure.

Figure 6-2. Pre-Synth Design Simulation



The testbench runs and the simulator waveforms are added to view the data transfer from the video source to the VDMA IP, as shown in the following figures.

Figure 6-3. Testbench Transcript





Figure 6-4. Model Sim Tool Window



Important: If the simulation is interrupted due to the runtime limit specified in the `.do` file, use the `run-all` command to complete the simulation.

7. Resource Utilization [\(Ask a Question\)](#)

The following table lists the resource utilization of VDMA IP design made for PolarFire® SoC.

Table 7-1. Resource Utilization of VDMA IP for 8-bit Data Input Configuration

Family	Device	Fabric 4LUT	Fabric DFF	Interface 4LUT	Interface DFF	uSRAM	LSRAM	Chip Global
PolarFire® SoC	MPFS250TS	1052	1093	624	321	1	17	3

8. Revision History [\(Ask a Question\)](#)

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 8-1. Revision History

Revision	Date	Description
B	05/2024	Added Register Maps, see: 5. Register Summary and Maps.
A	02/2024	Initial Release

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-4556-6

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Hod Hasharon Tel: 972-9-775-5100 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820