

Introduction (Ask a Question)

H.264 is a popular video compression standard to compress a digital video. It is also known as MPEG-4 Part10 or Advanced Video Coding (MPEG-4 AVC). H.264 uses the block-wise approach for compressing a video where the block size is defined as 16 x 16 and such block is called a macro block. The compression standard supports various profiles that define the compression ratio and complexity of implementation. The video frames to be compressed are treated as I-Frame, P-Frame, and B-Frame. An I-Frame is an intra-coded frame where compression is done by using the information contained within the frame. No other frames are required to decode the I-Frame. A P-Frame is compressed by using the changes with respect to an earlier frame that can be an I-Frame or a P-Frame. The compression of B-Frame is done by using the motion changes with respect to both an earlier frame and an upcoming frame.

The I and P frame compression process has four stages:

- Intra/Inter prediction
- Integer transformation
- Quantization
- Entropy encoding

H.264 supports two types of encoding:

- Context Adaptive Variable Length Coding (CAVLC)
- Context Adaptive Binary Arithmetic Coding (CABAC)

The current version of H.264 Encoder implements baseline profile and uses CAVLC for entropy encoding. Also, the IP supports encoding of I and P frames upto 4K resolution.

Summary

The following table lists a summary of the H.264 Encoder IP characteristics.

Table 1. H.264 Encoder IP Characteristics

Core Version	This document applies to H.264 Encoder IP v2.0.
Supported Device Families	<ul style="list-style-type: none">• PolarFire® SoC• PolarFire
Supported Tool Flow	Requires Libero® SoC v12.0 or later releases.
Licensing	<p>H.264 Encoder IP is provided only in encrypted form under license. Encrypted RTL: Encrypted RTL source code is license locked, must be purchased separately. You can perform simulation, synthesis, layout, and program the Field Programmable Gate Array (FPGA) silicon using the Libero design suite.</p> <p>Evaluation license is provided for free to check the H.264 Encoder features. The evaluation license expires after an hour's use on the hardware.</p>

Features

H.264 Encoder IP has the following features:

- Supports compression up to Resolution of 4K (3840×2160) 60 fps
- Implements compression on YCbCr 420 video format
- Expects the input in YCbCr 422 video format
- Supports 8 bits for each component (Y, Cb, and Cr)
- Supports ITU-T H.264 Annex B Compliant NAL byte stream output
- Standalone Operation, CPU, or Processor Assistance not required
- User Configurable Quality Factor QP during run time
- Supports dynamic configuration for number of P frames per I frame
- Supports user configurable threshold value for skip block
- Computation at the rate of 1 pixel per clock for each slice
- Minimal Latency (252 μ s for full HD or 17 horizontal lines)
- Uses video arbiter interface for accessing DDR frame buffers
- Supports up to 4 slices

Unsupported Features

The H.264 Encoder has the following unsupported features in this version:

- B frames are not supported
- Does not support 8 x 8 integer transform
- Horizontal, Vertical, Diagonal, Vertical-Left, Horizontal-Down, Vertical-Right, and Horizontal-Up predictions not supported

Installation Instructions

The IP core must be installed to the IP Catalog of the Libero® SoC software automatically through the IP Catalog update function in Libero SoC software, or it is manually downloaded from the catalog. Once the IP core is installed in Libero SoC software IP Catalog, it is configured, generated, and instantiated within SmartDesign for inclusion in the Libero project.

Resource Utilization (Ask a Question)

The following tables list the resource utilization of a sample H.264 Encoder IP design made for PolarFire® FPGA (MPF300TS-1FCG1152I package) and generates compressed data by using 4:2:2 sampling of input data.

Table 2. Resource Utilization of the H.264 Encoder IP when 4k_support = 0

Element	P_Frame = 0 (without 16x16 DC Prediction)	P_Frame = 0 (with 16x16 DC Prediction)	P_Frm = 1
4LUTs	16888	20916	72785
DFFs	17033	18974	65346
LSRAM	75	88	207
μ SRAM	21	21	31
Math Blocks	19	23	19
Interface 4-input LUTs	3636	4248	8508
Interface DFFs	3636	4248	8508

Table 3. Resource Utilization when I Only Frames without 16x16 DC intra prediction (P_Frm = 0, 4k_support = 1)

Element	1-slice	2-slices	3-slices	4-slices
4LUTs	18440	36541	55306	72646
DFFs	18230	36281	54327	72338

.....continued

Element	1-slice	2-slices	3-slices	4-slices
LSRAM	88	176	264	352
μ SRAM	21	42	63	84
Math Blocks	19	39	59	77
Interface 4-input LUTs	4104	8244	12384	16452
Interface DFFs	4104	8244	12384	16452

Table 4. Resource Utilization when I and P Frames (P_Frm = 1, 4k_support = 1)

Element	1-slice	2-slices	3-slices	4-slices
4LUTs	29720	59441	88410	119000
DFFs	35560	71184	106835	142304
LSRAM	146	292	438	584
μ SRAM	28	56	84	112
Math Blocks	19	39	59	77
Interface 4-input LUTs	6276	12588	18900	25140
Interface DFFs	6276	12588	18900	25140

Table of Contents

Introduction.....	1
Resource Utilization.....	2
1. H.264 Encoder IP Configurator.....	5
2. Hardware Implementation.....	6
2.1. Design Description Slice Encoder.....	8
3. H.264 Encoder Parameters and Interface Signals.....	10
3.1. Configuration Parameters.....	10
3.2. Inputs and Outputs.....	10
4. Clock Constraints.....	13
5. Register Map and Descriptions.....	14
5.1. IP Version.....	15
5.2. Control Register.....	16
5.3. H.264 Encoder IP type.....	17
5.4. Q Factor.....	18
5.5. IN_Format.....	19
5.6. P_Frame_COUNT.....	20
5.7. Input_Horizontal_Resolution.....	21
5.8. Input_Vertical_Resolution.....	22
5.9. Skip Threshold.....	23
5.10. I Frame Force.....	24
5.11. Line Gap.....	25
6. Testbench Simulation.....	26
7. System Integration.....	28
7.1. System Integration for Resolutions up to FHD.....	28
7.2. System Integration for Resolutions up to 4K.....	29
8. Revision History.....	32
Microchip FPGA Support.....	33
Microchip Information.....	33
The Microchip Website.....	33
Product Change Notification Service.....	33
Customer Support.....	33
Microchip Devices Code Protection Feature.....	33
Legal Notice.....	34
Trademarks.....	34
Quality Management System.....	35
Worldwide Sales and Service.....	36


1. H.264 Encoder IP Configurator [\(Ask a Question\)](#)

This section provides an overview of the H.264 Encoder configurator interface and its various components.

The H.264 Encoder configurator provides a graphical interface to set up the H.264 Encoder core for specific requirements. This configurator allows the user to select parameters such as P_Frames, 4K Support, 16x16_DC_INTRA_PREDICTION, NUM_OF_SLICES, DDR_AXI_DATA_WIDTH, FRAME_GAP, Configuration Interface, Testbench, and License. The interface of the H.264 Encoder Configurator consists of various dropdown menus and options. The key configurations are described in [Table 3-1](#).

The following figure provides a detailed view of the H.264 Encoder IP configurator interface.

Figure 1-1. H.264 Encoder IP Configurator



The interface also includes **OK** and **Cancel** buttons for confirming or discarding the configurations made.

2. Hardware Implementation (Ask a Question)

The H.264 Encoder IP supports the configurations as listed:

- I only frames supporting up to 1080P resolution
- I and P frames supporting up to 1080P resolution
- I only frames supporting up to 4K resolution with slices
- I and P frames supporting up to 4K resolution with slices

The following figures show the H.264 Encoder IP block diagram with respective configured frame and resolution.

Figure 2-1. H.264 Encoder Block Diagram (P_Frame = 0, 4K = 0)




Figure 2-2. H.264 Encoder Block Diagram (P_Frame = 1, 4K = 0)







Figure 2-3. H.264 Encoder Block Diagram (P_Frame = 0, 4K = 1)**Figure 2-4.** H.264 Encoder Block Diagram (P_Frame = 1, 4K = 1)

When 4K is disabled, H.264 Encoder IP uses one slice encoder as shown in [Figure 2-6](#). Data input to the H.264 Encoder must be in the form of a raster scan image in the YCbCr 422 format. H.264 Encoder uses 422 formats as input and implements compression in 420 formats.

When 4K is enabled, H.264 Encoder IP divides each frame into 1 to 4 slices and encodes using the slice encoder. The DDR read logic expects the frame data in DDR memory as YCbCr 422 format. The line gap between every horizontal line of frame in DDR memory must be specified through DDR_LINE_GAP_I input. The Slice0 output also contains the SPS and PPS header. All slices bit stream is provided separately. All slices bit stream combined together becomes the final H.264 bit stream.


The following figure shows the H.264 Encoder IP block diagram with Slice Encoder and DDR Read channels.

Figure 2-5. Block Diagram



The following figure shows the slice encoder block diagram.

Figure 2-6. Slice Encoder Block Diagram



2.1 Design Description Slice Encoder [\(Ask a Question\)](#)

This section describes the different internal modules of the slice encoder.

2.1.1 Intra Prediction [\(Ask a Question\)](#)

H.264 uses various intra-prediction modes to reduce the information in a 4×4 block. The intra-prediction block in the IP uses only DC prediction on 4×4 matrix size. The DC component is computed from the adjacent top and left 4×4 blocks. Using 4×4 prediction at a QP value of more than 35 results in poor quality of video; for better quality, 16×16 prediction can be enabled. When P frame is enabled, the QP value for I frames is limited to 35 to improve video quality.

2.1.2 Integer Transform [\(Ask a Question\)](#)

H.264 uses integer discrete cosine transform where the coefficients are distributed across the integer transform matrix and the quantization matrix such that there are no multiplications or divisions in the integer transform. The integer transform stage implements the transformation using shift and add operations.

2.1.3 Quantization [\(Ask a Question\)](#)

The quantization multiplies each output of integer transform with a predetermined quantization value defined by the QP user input value. The range of QP value is from 0 to 51. Any value more than 51 is clamped to 51. A lower QP value denotes lower compression and higher quality and vice versa.

2.1.4 Motion Estimation and Compensation [\(Ask a Question\)](#)

When 4K is disabled, the Motion Estimation searches 8×8 block of the current frame in the 16×16 block of the previous frame and generates motion vectors.

When 4K is enabled, the Motion Estimation compares 8×8 block of the current frame with the 8×8 block of the previous frame and generates skip blocks or compensation.

2.1.5 CAVLC [\(Ask a Question\)](#)

H.264 uses two types of entropy encoding:

- Context Adaptive Variable Length Coding (CAVLC)
- Context Adaptive Binary Arithmetic Coding (CABAC)

H.264 Encoder IP uses CAVLC for encoding the quantized output.

2.1.6 Header Generator [\(Ask a Question\)](#)

The header generator block generates the block headers, slice headers, Sequence Parameter Set (SPS), Picture Parameter Set (PPS), and Network Abstraction Layer (NAL) unit depending on the instance of the video frame. Skip block decision logic calculates the Sum of Absolute Difference (SAD) of the current frame 16×16 macro block and the previous frame 16×16 macro block from the motion vector predicted location. The skip block is decided using the SAD value and the SKIP_THRESHOLD input.

2.1.7 H.264 Stream Generator [\(Ask a Question\)](#)

The H.264 stream generator block combines the CAVLC output along with the headers to create the encoded output as per the H.264 standard format.

2.1.8 DDR Write Channel and Read Channel [\(Ask a Question\)](#)

H.264 Encoder requires the decoded frame to be stored in DDR memory, which is used in the inter prediction. The IP uses DDR write and read channels to connect with the Video Arbiter IP, which interacts with the DDR memory through the DDR controller IP.

3. H.264 Encoder Parameters and Interface Signals [\(Ask a Question\)](#)

This section discusses the parameters in the H.264 Encoder GUI configurator and I/O signals.

3.1 Configuration Parameters [\(Ask a Question\)](#)

The following table lists the description of the generic configuration parameters used in the hardware implementation of the H.264 Encoder, which can vary based on the application requirements.

Table 3-1. H.264 Encoder Configuration Parameters

Name	Description
P_Frames	Option to enable P frames support
4K Support	Option to enable 4K resolution support
16x16_DC_INTRA_PREDICTION	Option to enable the 16 x 16 intra dc prediction along with 4 x 4 intra dc prediction. Supports only when P frames is disabled.
NUM_OF_SLICES	Configuration is supported only when 4K is enabled. <ul style="list-style-type: none"> Select 1 slice to support 4K at 15 fps when PIX_CLK_I is 135 MHz Select 2 slices to support 4K at 30 fps when PIX_CLK_I is 135 MHz Select 3 slices to support 4K at 60 fps when PIX_CLK_I is 175 MHz Select 4 slices to support 4K at 60 fps when PIX_CLK_I is 135 MHz
DDR_AXI_DATA_WIDTH	Select the DATA width of read channel, which must be connected to video arbiter IP.
FRAME_GAP	Select the frame buffer size. For 4K select 32 MB.
Configuration Interface	Supports the following interfaces for configuration: <ul style="list-style-type: none"> Native: Configuration Interface ports are provided when Native is selected AXI4_Lite: AXI4 Lite slave interface is provided and AXI4L Reg Presets tab are used to set the reset values of the registers
Testbench	Allows the selection of a testbench environment. Supports the following testbench options: <ul style="list-style-type: none"> User None
License	Specifies the type of license. Provides the following two license options: <ul style="list-style-type: none"> Encrypted Evaluation

3.2 Inputs and Outputs [\(Ask a Question\)](#)

The following table lists the input and output ports of H.264 Encoder IP.

Table 3-2. Input and Output Ports of H.264 Encoder IP

Signal Name	Direction	Width	Description
RESET_N	Input	1	Active-low Asynchronous reset signal to the design.
PIX_CLK_I	Input	1	Input clock with which incoming pixels are sampled.
DDR_CLK_I	Input	1	Clock from DDR memory controller.
Config Interface			
HRES_I	Input	16	Horizontal resolution of input image. It must be multiple of 16, when 4k is disabled. It must be multiple of 64, when 4k is enabled.
VRES_I	Input	16	Vertical resolution of input image. It must be multiple of 16.

.....continued

Signal Name	Direction	Width	Description
QP_I	Input	6	Quality factor for H.264 quantization. The value ranges from 0 to 51 where 0 represents the highest quality and the lowest compression and 51 represents the highest compression.
PCOUNT_I	Input	8	Number of P frames per every I frame 422 format value ranges from 0 to 255.
SKIP_THRESHOLD_I	Input	12	Threshold for skip block decision This value represents the SAD value of 16 x 16 Macro block for skipping. The range is from 0 to 1024, with a typical value of 512. Higher threshold produces more skip blocks and low quality
WFRAME_START_ADDR_I	Input	7/8	DDR frame buffer address for reconstructed frames. 7 bits when the frame gap is configured for 32 MB. 8 bits when the frame gap is configured for 16 MB.
DATA_VALID_I	Input	1	Input Pixel data valid signal. Available when 4k is disabled.
DATA_Y_I	Input	8	8-bit Luma pixel input in 422 format. Available when 4k is disabled.
DATA_C_I	Input	8	8-bit Chroma pixel input in 422 format. Available when 4k is disabled.
ENABLE_I	Input	1	Drive '0' to halt the IP. It will not stop the IP in the middle of the Frame.
I_FIRCE_I	Input	1	User can force to I frame at anytime. It is pulse signal.
DATA0_O	Output	16	H.264 Slice0 encoded data output that contains NAL unit, Slice header, SPS, PPS, and the encoded data of macro blocks.
DATA0_VALID_O	Output	1	Signal denoting Slice0 encoded data is valid.
DATA1_O	Output	16	H.264 Slice1 encoded data output that contains Slice header, and the encoded data of macro blocks.
DATA1_VALID_O	Output	1	Signal denoting Slice1 encoded data is valid.
DATA2_O	Output	16	H.264 Slice2 encoded data output that contains Slice header, and the encoded data of macro blocks.
DATA2_VALID_O	Output	1	Signal denoting Slice2 encoded data is valid.
DATA3_O	Output	16	H.264 Slice3 encoded data output that contains Slice header, and the encoded data of macro blocks.
DATA3_VALID_O	Output	1	Signal denoting Slice3 encoded data is valid.
DDR_LINE_GAP_I	Input	16	Line gap between input image horizontal lines in the DDR memory.
RFRAME_START_ADDR_I	Input	7/8	DDR frame buffer address for input video frames. 7 bits when the frame gap is configured for 32 MB. 8 bits when the frame gap is configured for 16 MB.
FRAME_END_O	Output	1	End of H.264 bit stream for a frame.

Read Channel X Arbiter Interface Port

X ranges from 0 to 7. The read channels 0 to 3 corresponds to input video frame read channels for slice 0 to 3 named as CF_RD_CH_x, read channels 4 to 7 corresponds to reconstructed frame read channels for slice 0 to 3 named as PF_RD_CH_x. When P frames enabled, PF_RD_CH channels are available.

.....continued

Signal Name	Direction	Width	Description
RDATAX_I	Input	DDR AXI data width	Read data from arbiter
RVALIDX_I	Input	1	Read data valid from arbiter
ARREADYX_I	Input	1	Arbiter acknowledgment
BUSERX_I	Input	1	Read completion
ARADDRX_O	Output	32	DDR address from where read must be started
ARVALIDX_O	Output	1	Read request to arbiter
ARSIZEX_O	Output	8	Read burst size
Write Channel z Arbiter Interface Ports			
z ranges from 0 to 3, write channels 0 to 3 corresponds to reconstructed frame write channels for slice 0 to 3.			
AWREADYz_I	Input	1	Arbiter acknowledgment from write request
BUSERz_I	Input	1	Write completion
WDATAz_O	Output	1	Write data to arbiter
WVALIDz_O	Output	DDR AXI data width	Write data valid to arbiter
AWADDRz_O	Output	32	DDR address to which write has to be happen
AWVALIDz_O	Output	1	Write request from arbiter
AWSIZEz_O	Output	8	Write burst size
AXI4 Lite Interface Ports			
ACLK_I	Input	1	AXI clock
ARESETN_I	Input	1	Asynchronous Active-Low AXI reset
AWVALID_I	Input	1	Write address valid
AWREADY_O	Output	1	Write address ready
AWADDR_I	Input	32	Write address
WDATA_I	Input	32	Write data
WVALID_I	Input	1	Write data valid
WREADY_O	Output	1	Write data ready
BRESP_O	Output	2	Write response
BVALID_O	Output	1	Write response valid
BREADY_I	Input	1	Write response ready
ARADDR_I	Input	32	Read address
ARVALID_I	Input	1	Read address valid
ARREADY_O	Output	1	Read address ready
RREADY_I	Input	1	Read data ready
RDATA_O	Output	32	Read data
RRESP_O	Output	2	Read data response
RVALID_O	Output	1	Read valid

4. Clock Constraints [\(Ask a Question\)](#)

The H.264 Encoder IP uses PIX_CLK_I, ACLK_I, and DDR_CLK_I clock inputs. Clock grouping constraints must be used for place and routing to verify timing, as the IP implements the clock domain crossing logic.

5. Register Map and Descriptions [\(Ask a Question\)](#)

Offset	Name	Bit Pos.	7	6	5	4	3	2	1	0
0x00	IP_Ver	7:0					IP VERSION[7:0]			
		15:8					IP VERSION[15:8]			
		23:16					IP VERSION[23:16]			
		31:24								
0x04	Control_Register	7:0							IP RESET	ENABLE/DISABLE
		15:8								
		23:16								
		31:24								
0x08	H.264 Encoder IP type	7:0							H.264 ENCODER IP TYPE[1:0]	
		15:8								
		23:16								
		31:24								
0x0C	Q Factor	7:0					Q FACTOR[5:0]			
		15:8								
		23:16								
		31:24								
0x10	IN_Format	7:0						IN_FORMAT[3:0]		
		15:8								
		23:16								
		31:24								
0x14	P_Frame_Count	7:0					P_FRAME_COUNT[7:0]			
		15:8								
		23:16								
		31:24								
0x18	Input_Horizontal_Resolution	7:0					INPUT_HORIZONTAL_RESOLUTION[7:0]			
		15:8					INPUT_HORIZONTAL_RESOLUTION[15:8]			
		23:16								
		31:24								
0x1C	Input_Vertical_Resolution	7:0					INPUT_VERTICAL_RESOLUTION[7:0]			
		15:8					INPUT_VERTICAL_RESOLUTION[15:8]			
		23:16								
		31:24								
0x20	Skip Threshold	7:0					SKIP THRESHOLD[7:0]			
		15:8					SKIP THRESHOLD[15:8]			
		23:16								
		31:24								
0x24	I Frame Force	7:0							I FRAME FORCE	
		15:8								
		23:16								
		31:24								
0x28	Line Gap	7:0					LINE GAP[7:0]			
		15:8					LINE GAP[15:8]			
		23:16								
		31:24								

5.1 IP Version [\(Ask a Question\)](#)

Name: IP_VER
Offset: 0x000
Reset: 0x20000
Property: Read-only

Current H.264 Encoder IP version number.


Bit	31	30	29	28	27	26	25	24
<hr/>								
Access								
Reset								
<hr/>								
Bit	23	22	21	20	19	18	17	16
IP VERSION[23:16]								
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	1	0
<hr/>								
Bit	15	14	13	12	11	10	9	8
IP VERSION[15:8]								
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0
<hr/>								
Bit	7	6	5	4	3	2	1	0
IP VERSION[7:0]								
Access	R	R	R	R	R	R	R	R
Reset	0	0	0	0	0	0	0	0

Bits 23:0 – IP VERSION[23:0] Current H.264 Encoder IP version number.

5.2 Control Register [\(Ask a Question\)](#)

Name: Control_Register
Offset: 0x004
Reset: 0x1
Property: Read/Write

Register to Enable/Disable/Reset the H.264 IP.



Bit 1 – IP RESET To reset the IP core value of '1' needs to be written once to this bit. It does not hold the written value.

Bit 0 – ENABLE/DISABLE This bit controls Enabling/Disabling the IP. Register bit value of 1 enables the IP and 0 disables.

5.3 H.264 Encoder IP type [\(Ask a Question\)](#)

Name: H.264 Encoder IP type

Offset: 0x008

Reset: 0x0

Property: Read-only

H.264 Encoder IP type


Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
Access							H.264 ENCODER IP TYPE[1:0]	
Reset							R 0	R 0

Bits 1:0 – H.264 ENCODER IP TYPE[1:0] Denotes the current type of H.264 Encoder IP: 00 - 2k Iframe support, 01 - 2k I and P frame support, 10 - 4k Iframe support, 11 - 4k I and P frame support.

5.4 Q Factor [\(Ask a Question\)](#)

Name: Q Factor
Offset: 0x00C
Reset: 0x1e
Property: Write-only

Quality Factor




Bits 5:0 – Q FACTOR[5:0] It denotes the quality factor for H.264 IP quantization. The values range from 0 to 51. The value of 0 represents highest quality and lowest compression. The value of 51 represents highest compression.

5.5 IN_Format [\(Ask a Question\)](#)

Name: IN_Format
Offset: 0x010
Reset: 0x0
Property: Read-only

Input format



Bits 3:0 – IN_FORMAT[3:0] YUV420 input format

5.6 P_Frame_COUNT [\(Ask a Question\)](#)

Name: P_Frame_COUNT
Offset: 0x014
Reset: 0x10
Property: Write-only

Number of P Frames for every I frame configuration

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
				P_FRAME_COUNT[7:0]				
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	1	0	0	0	0

Bits 7:0 – P_FRAME_COUNT[7:0] Range: 0-255; Default value of 16 indicates 16 P frames for every I frame

5.7 Input_Horizontal_Resolution [\(Ask a Question\)](#)

Name: Input_Horizontal_Resolution
Offset: 0x018
Reset: 0x780
Property: Write-only

Horizontal Resolution of the input image to the H.264 Encoder IP

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
			INPUT_HORIZONTAL_RESOLUTION[15:8]					
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	1	1	1
Bit	7	6	5	4	3	2	1	0
			INPUT_HORIZONTAL_RESOLUTION[7:0]					
Access	W	W	W	W	W	W	W	W
Reset	1	0	0	0	0	0	0	0

Bits 15:0 – INPUT_HORIZONTAL_RESOLUTION[15:0] Horizontal Resolution of the input image to the H.264 Encoder IP. When 4k is disabled: The value must be multiple of 16 and the input data valid must be high for the exact horizontal resolution clocks, otherwise the IP produces unexpected output. When 4k is enabled: The value must be multiples of 64, otherwise the IP will ignore the LSB bits and generates the output with maximum possible resolution which is multiple of 64.

5.8 Input_Verical_Resolution [\(Ask a Question\)](#)

Name: Input_Verical_Resolution
Offset: 0x01C
Reset: 0x430
Property: Write-only

Vertical Resolution of the input image to the H.264 Encoder IP

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
	INPUT_VERTICAL_RESOLUTION[15:8]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	1	0	0
Bit	7	6	5	4	3	2	1	0
	INPUT_VERTICAL_RESOLUTION[7:0]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	1	1	0	0	0	0

Bits 15:0 – INPUT_VERTICAL_RESOLUTION[15:0] Vertical Resolution of the input image to the H.264 Encoder IP. When 4k is disabled: The value must be multiple of 16 and the number of input data valid falling edges must be same as vertical resolution, otherwise the IP produces unexpected output. When 4k is enabled: The value must be multiples of 16, otherwise the IP will ignore the LSB bits and generates the output with maximum possible vertical resolution which is multiple of 16.

5.9 Skip Threshold [\(Ask a Question\)](#)

Name: Skip Threshold
Offset: 0x020
Reset: 0x200
Property: Write-only

Macro block error threshold for generating skip blocks in P Frame.

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
	SKIP THRESHOLD[15:8]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	1	0
Bit	7	6	5	4	3	2	1	0
	SKIP THRESHOLD[7:0]							
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – SKIP THRESHOLD[15:0] Threshold for skip block decision. This value represents the SAD value of 16 x 16 Macro block for skipping. The range is from 0 to 1024, with a typical value of 512. Higher threshold produces more skip blocks and higher compression with reduced quality.

5.10 I Frame Force [\(Ask a Question\)](#)


Name: I Frame Force

Offset: 0x024

Reset: 0x0

Property: Write-only

forces the current frame to I frame



Bit 0 – I FRAME FORCE Write 1 to this bit forces the current frame encoding to I frame

5.11 Line Gap [\(Ask a Question\)](#)

Name: Line Gap
Offset: 0x028
Reset: 0x2000
Property: Write-only

Line Gap or address offset between two adjacent lines of the frame stored in DDR memory

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access	W	W	W	W	W	W	W	W
Reset	0	0	1	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Access	W	W	W	W	W	W	W	W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – LINE GAP[15:0] Line Gap between image lines stored in DDR memory. IP uses it when 4K is enabled to read input image from DDR memory


6.**Testbench Simulation** [\(Ask a Question\)](#)

Testbench is provided to check the functionality of H.264 Encoder IP core. The simulation uses a 224 x 224 or 512 x 240 image in YCbCr422 format represented by two files, each for Y and C as input and generates a H.264 file format that contains two frames.

To simulate the core using the testbench, perform the following steps:


1. Navigate to Libero® SoC Catalog, select **View > Windows > IP Catalog**, and then expand **Solutions-Video**. Double-click **H264_Encoder**, configured as required and then click **OK**. H264_Encoder IP appears on the **SmartDesign** canvas.
2. Navigate to the **Files** tab, select **Simulation > Import Files**.
3. Import the **H264_Input.dat** and **H264_refOut.txt** files from the following path: `.. \<Project_name>\component\Microchip\SolutionCore\H264_Encoder\<IP Version>\Stimulus\<IP type>`.
4. To import a different file, browse the folder that contains the required file, and click **Open**. The imported file is listed under simulation, see the following figure.

Figure 6-1. Imported Files




5. On the **Design Hierarchy** tab, right-click **H264_Encoder_C0**, and then select **Set As Root**.

Figure 6-2. Set As Root



6. On the **Stimulus Hierarchy** tab, right-click **H264_Encoder_tb** (**H264_Encoder_tb.v**) testbench file, and then click **Simulate Pre-Synth Design > Open Interactively**. The IP is simulated for two frames.

The QuestaSim tool opens with the testbench, as shown in the following figure.

Figure 6-3. QuestaSim Simulation Window

Important: If the simulation is interrupted due to the runtime limit specified in the .do file, use the `run -all` command to complete the simulation.

7. System Integration [\(Ask a Question\)](#)

This section provides a guidance to facilitate the seamless integration of H.264 IP.

7.1 System Integration for Resolutions up to FHD [\(Ask a Question\)](#)

This section describes the system integration, which includes support for I-frame only, as well as support for both I and P frames up to FHD resolutions.


Only with I Frames Support

The following figure illustrates the integration support for H.264 IP, exclusively with I-frame up to FHD resolution.

In this example design, the following components are part of the design:

- The H.264 IP is configured to support only I frames (4k - disable, slices - 1, and P_Frames - disable)
- The FRAME_START_I, DATA_VALID_I, DATA_Y_I, and DATA_C_I signals of H.264 Encoder IP are connected to YUV 422 video source (camera). These signals are generated on PIX_CLK_I of H.264 Encoder IP.
- AXI4 Lite interfaces need to be connected to MSS FIC or AXI4 master to configure the H.264 and VDMA IPs
- H.264 Encoder IP outputs, DATA0_VALID_O, and DATA0_O are connected to the VDMA IP
- The VDMA IP AXI4 master is to be connected to the MSS FIC slave to DMA the encoded data to DDR memory connected to the MSS. Linux running on MSS accesses the encoded data for streaming.

Figure 7-1. Only with I Frames Support



I and P Frames Support


The following figure illustrates the integration support for H.264 IP, with I and P frames up to FHD resolution.

In this example design, the following components are part of the design:

- The H.264 IP is configured to support I and P frames (4k – disable, slices – 1, and P_Frames – Enable)
- The FRAME_START_I, DATA_VALID_I, DATA_Y_I, and DATA_C_I signals of H.264 Encoder IP are connected to YUV 422 video source (camera). These signals are generated on PIX_CLK_I of H.264 Encoder IP.
- AXI4 Lite interfaces need to be connected to MSS FIC or AXI4 master to configure the H.264 and VDMA IPs.
- The WR_CH_0 and PF_RD_CH_0 arbiter bus interfaces are connected to DDR_AXI4_ARBTER_PF_C0 to write and read the decoded frames from frame buffers (DDR memory).
- H.264 Encoder IP outputs, DATA0_VALID_O, and DATA0_O are connected to the VDMA IP.

- The VDMA IP AXI4 master is to be connected to the MSS FIC slave to write the encoded data to the DDR memory connected to the MSS. Linux running on MSS accesses the encoded data for streaming.

Figure 7-2. I and P Frames Support



7.2

System Integration for Resolutions up to 4K [\(Ask a Question\)](#)


This section describes the system integration, which includes support for I-frame only, as well as support for both I and P frames up to 4K resolutions.

Only with I Frames Support

The following figure illustrates the integration support for H.264 IP, exclusively with I-frame up to 4K resolution.

In this example design, the following components are part of the design:

- The H.264 IP is configured to support only I frames (4k - Enable, slices - 3, and P_Frames - disable)
- The DDR Write IP is connected to a YUV 422 video source (camera) and DDR_AXI4_ARBITER_PF_C1 to write the source frames into frame buffers (DDR memory).
- The H.264 Encoder IP CF_RD_CH_x arbiter bus interfaces are connected to DDR_AXI4_ARBITER_PF_C1 to read the video source frames
- The H.264 Encoder IP PIX_CLK_I need to drive from clock source of 175 MHz to get 60 fps frame rate
- AXI4 Lite interface needs to be connected to MSS FIC or AXI4 master to configure the H.264
- H.264 Encoder IP outputs, DATAx_VALID_O, and DATAx_O are connected to H264_DDR_WRITE AXI4 master RTL logic
- Three instances of H264_DDR_WRITE RTL logic are used to pack the encoded data of each slice and write to the DDR memory connected to MSS through DDR_AXI4_ARBITER_PF_C2 and MSS FIC slave. Linux running on MSS accesses the encoded data slice by slice for streaming.


Figure 7-3. Only with I Frames Support

I and P Frames Support

The following figure illustrates the integration support for H.264 IP, with I and P frames up to 4K resolution.

In this example design, the following components are part of the design:

- The H.264 IP is configured to support I and P frames (4k - Enable, slices - 3, and P_Frames - Enable)
- The DDR Write IP is connected to a YUV 422 video source (camera) and DDR_AXI4_ARBTER_PF_C3 to write the source frames into frame buffers (DDR memory).
- The H.264 Encoder IP CF_RD_CH_x arbiter bus interfaces are connected to DDR_AXI4_ARBTER_PF_C3 to read the video source frames
- The H.264 Encoder IP PIX_CLK_I need to drive from clock source of 175 MHz to get 60 fps frame rate
- AXI4 Lite interface needs to be connected to MSS FIC or AXI4 master to configure the H.264
- The WR_CH_x and PF_RD_CH_x arbiter bus interfaces are connected to DDR_AXI4_ARBTER_PF_C3 to write and read the decoded frames from frame buffers (DDR memory).
- H.264 Encoder IP outputs, DATAx_VALID_O, and DATAx_O are connected to the H264_DDR_WRITE AXI4 master RTL logic
- Three instances of H264_DDR_WRITE RTL logic are used to pack the encoded data of each slice and write to the DDR memory connected to MSS through DDR_AXI4_ARBTER_PF_C2 and MSS FIC slave. Linux running on MSS accesses the encoded data slice by slice for streaming.

Figure 7-4. I and P Frames Support

8. Revision History (Ask a Question)

The revision history table describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

Table 8-1. Revision History

Revision	Date	Description
B	07/2024	<p>The following is the list of changes in revision B of the document:</p> <ul style="list-style-type: none">• Updated "H.264 4K I-Frame Encoder" to "H.264 Encoder"• Updated Introduction section• Updated Table 2 and added Table 3 and Table 4 in Resource Utilization section• Updated 1. H.264 Encoder IP Configurator section• Updated Figure 2-6, added Figure 2-1 through Figure 2-4 in 2. Hardware Implementation section• Removed 16 x 16 Matrix Framer, 8 x 8 Matrix Framer, and 4 x 4 Matrix Framer sections• Added 2.1.4. Motion Estimation and Compensation, 2.1.8. DDR Write Channel and Read Channel, and 4. Clock Constraints sections• Updated Table 3-1 in 3.1. Configuration Parameters section• Updated Read channel ports and added Write channel ports inTable 3-2 in 3.2. Inputs and Outputs section• Updated 6. Testbench Simulation section• Added 7. System Integration section
A	01/2023	Initial Release.

Microchip FPGA Support

Microchip FPGA products group backs its products with various support services, including Customer Service, Customer Technical Support Center, a website, and worldwide sales offices. Customers are suggested to visit Microchip online resources prior to contacting support as it is very likely that their queries have been already answered.

Contact Technical Support Center through the website at www.microchip.com/support. Mention the FPGA Device Part number, select appropriate case category, and upload design files while creating a technical support case.

Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization.

- From North America, call **800.262.1060**
- From the rest of the world, call **650.318.4460**
- Fax, from anywhere in the world, **650.318.8044**

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic

Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-4874-1

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Hod Hasharon Tel: 972-9-775-5100 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820
Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Austin, TX Tel: 512-257-3370 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Novi, MI Tel: 248-848-4000 Houston, TX Tel: 281-894-5983 Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 Raleigh, NC Tel: 919-844-7510 New York, NY Tel: 631-435-6000 San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078			