


RXUSRCLK2




RXSLIDE



A minimum of 32 RXUSRCLK2  
cycles are required between two  
RXSLIDE pulses

Slide results on RXDATA  
after several cycles of latency  
through the PCS path

RXDATA



TXDATA

00000000001001111100