


FPGA VC7203

TB - FMCH -  
HDMI2  
(RX)

pixel\_in 30  
vsync\_in  
hsync\_in  
enable\_in  
clock\_px\_in

Bloco de geração de  
uma barra de cores RGB

pixel\_gen 30  
vsync\_gen  
hsync\_gen  
enable\_gen  
clock\_px\_gen



30 pixel  
vsync  
hsync  
enable  
clock\_px

planoB\_top.v

TB - FMCH -  
HDMI2  
(TX)

clock\_n  
clock\_p  
reset

start