Limbaje de descrière hardware 30.10.2024 cuns4.

LIBPARII ... ENTITATE ...

ARCHITECTURE ...

- comà declarativa

BEGIN


- zoma instructiumii comcuriente

END

Atribuirea directo a semmatelon

Se face prim operatorul " ="

ex Sà se descrie un modul digital care realized Lo operation de atribuire concurente pt mais multe tipuni de semmale.




[10], 1, 1, 2), H, 'L'

LIBRARY IEEE; USE IEEE. std\_logic\_1864.all; ENTITY ex-mod is PORT (a,b,c: in stel\_logic; d: IN std - logic\_vector (4 bounts 0); g: OUT std - logic\_vector (4 bounts 0));

END ex mod; ARCHITECTURE door OF exmod is

SIGNAL temp: std - logic - vector (2 bown TO 0); temp L= std-logic\_vector'(a,b,c); g L= temp & d; Q = si END door; 2 (= a & b & c & d i) Atreibuirea conditionalà a remnalelon Afribuires unui semual son a unei expresii se reolizeazo prim specificatia "WHENLELSE" remmal <= expresse1 WHEN comditie\_1 ELSE expresse 2 IX/HEN comditie\_2 ELSE expresie N; Aceasta este o specificație care implică prioritizarea, comditiilon; Prioritates cea mai more o aux comditie 1. Aceasto specificatie se poste folosi de exemple pt. testarea sommalebr prioritare de tip: - reset - load - set In unme sinterer aceasto specification generieuro o coscado de mai multe multi-

plexoane.



ex Sà se implementare un BUTTER pe & biti, consia portul de iesire no fie sotate: emable data in emable data out LIBRARY IEEE; USE IEEE. std\_ logic\_1164. all. ENTITY buff-86 is PORT (data-in std-logic-vector (4 DUNTOO); data - OUT std - logic - vector (4 DOIX/NTO 0); emable: IN std\_logic); END buff-86; ARCHITECTURE discou OF buff-86 is data-out L=data-im WHEN emable = 0 ELSE (OTHERS => 121) BEGIN END dscn;