


\*1) Să se implementeze un decodor ONE HOT cu o intrare pe 8 biți.



a[2]	a[1]	a[0]	y[7...0]
0	0	0	00000001
0	0	1	00000010
0	1	0	00000100
0	1	1	00001000
1	0	0	00010000
1	0	1	00100000
1	1	0	01000000
1	1	1	10000000

LIBRARY IEEE

USE IEEE.std\_logic\_1164.all

ENTITY cod\_one\_hot IS

PORT (a: IN std\_logic\_vector (7 DOWNTO 0);

y: OUT std\_logic\_vector (7 DOWNTO 0));

END cod\_one\_hot;

ARCHITECTURE <sup>atn</sup>atn OF cod\_one\_hot IS

BEGIN NOT a(2) AND NOT a(1) AND NOT a(0);

y(0) = ~~NOT a(2) AND NOT a(1) AND NOT a(0);~~ ←

y(1) = NOT a(2) AND NOT a(1) AND a(0);

y(6) = a(2) AND a(1) AND a(0);

END atn-directa;



2) Implementarea modului ONE HOT utilizând specificația WHEN / ELSE.

ARCHITECTURE atribuire - condițională OF dec-ONE-HOT IS

BEGIN

```
y <= "00000001" WHEN a = "000" ELSE  
      "00000010" WHEN a = "001" ELSE  
      "01000000" WHEN a = "110" ELSE
```

"10000000";

END atribuire - condițională;

3) Implementarea folosind specificație selectivă  
ARCHITECTURE atribuirea - selectivă OF dec-ONE-HOT IS

BEGIN

WITH a SELECT

```
y <= x"01" WHEN "000",  
      x"02" WHEN "001",  
      x"40" WHEN "110",  
      x"80" WHEN OTHERS;
```


END atribuire - selectivă;

În vederea implementării unui modul de viteză, se recomandă implementarea circuitului ONE HOT prin prima metodă folosind atribuire directă.

Fiind un tabel de adevăr, implementarea cea mai rapidă a acestuia se face prin atribuirea selectivă în care sunt scrise explicit alternativele fiecărei m.parte.




\* 4) Să se implementeze un decodor din 4 linii de intrare cu posibilitatea de stingere a segmentelor cu activarea sau dezactivarea unui pin EN (enable). Segmentele afișoare au amodul comun.



Led-ul se comandă în curent și nu în tensiune.



0 = led aprins  
1 = led stins



1 = led aprins  
0 = led stins

label pt ~~anod~~ anod comun

a-i[3.0]	g	f	d	c	b	a
0 0 0 0	1	0	0	0	0	0
0 0 0 1	1	1	1	0	0	1
0 0 1 0	1	0	0	1	0	0
...	...	...	...	...	...	...
1 1 1 1	0	0	1	1	1	0



LIBRARY IEEE

USE IEEE.std\_logic\_1164.all

ENTITY dec\_7seg IS

PORT (a\_in : IN std\_logic\_vector (3 DOWNTO 0);  
a, b, c, d, e, f, g : std\_logic);

END dec\_7seg;

ARCHITECTURE dach OF dec\_7seg IS

SIGNAL temp : std\_logic\_vector (6 DOWNTO 0);

BEGIN

WITH a\_in SELECT

temp <= "1000000" WHEN "0000";

"1111001" WHEN "0001";

-----

"0001110" WHEN OTHERS;

a <= temp(0);

b <= temp(1);


...

g <= temp(6);

END dach;

altai situation:

a	b	c	y[3--0]
0	0	0	1 0 0 0
0	0	1	0 1 0 1
im next			1 1 1 1





LIBRARY IEEE

USE IEEE.std\_logic\_1164.all

ENTITY circuit\_c IS

PORT (a, b, c: IN std\_logic;

y: OUT std\_logic\_vector(3 DOWNTO 0));

END circuit\_c;

ARCHITECTURE arch OF circuit\_c IS

SIGNAL temp: std\_logic\_vector(2 DOWNTO 0);

BEGIN

temp <= a & b & c;

$\boxed{2 = 3!}$

WITH temp SELECT

y <= "1000" WHEN "0000";

"0101" WHEN "0001";

"1111" WHEN OTHERS;

END ~~circuit\_c~~ arch;