* 1) Sà se implementer un decodor ONE HOT cu o intrare pe 8 biji.

a [2]	EIJa	ρ[0]	y[+0]
0 0 0 0	00 00	0 1 0 1 0 1 0	00000001
1	i	1	10000000

Library iEEE

USE iEEE. std - logic_1164. all

ENTITY cod_ome_hot is

PORT (a: in std = logic_vector (2 DOWNTOO);

Y: OUT std - logic_vector (7 DOWNTOO);

END cod_ome_hot;

ARCHITECTURE STATE _ directa OF cod_ome_hot is

BEGIN, NOT a(2) AND NOT a(1) AND NOT a(0);

Y(0) = ALLECTURE (1) AND NOT a(1) AND a(0);

Y(1) = NOT a(2) AND NOT a(1) AND a(0);

Y(6) = a(2) AND a(1) AND a(0);

END ath-directa;

2) Implementareo modulului ONE HOT utilitica.

Specificatià WHEN IELSE.

ARCHITECTURE atribuire conditionalà OF decone HOTS

BEGIN

Y <= "00000001" WHEN a = "000" ELSE

"00000010" WHEN a = "001" ELSE

"01000000" WHEN a = "1110" ELSE

"01000000" WHEN a = "1110" ELSE

"10000000" WHEN a = "1110" ELSE

"Applementareo folosind specificatio relectivà

ARCHITECTURE atribuirea selectivà OF decone Hot is

BEGIN

WITH a SELECT

Y= X"OI" (XHEN "OOO")

X"O2" (XHEN "OOI")

X"40" (XHEN "IIO")

X"80" (XHEN OTHERS;

END atribuine pelectiva;

In vedere implementario unui modul de vitezo, se succomando implementarea circuitalesi ONIE HOT prim prima metodio folosind atribusire directo.

Fiind un tabel de adevar, implementorea ceo mai napidà a acestuio se foce prim atribuirea selectivà im care sunt sonise explicit alternativele ficcòrei in parte.

* 4) So se implementer un decodor d'in aull +3 regmente au posibilitates de stingers a segmentelor cu activarea sou detactivarea unui pin (enable). Seg mentele afrospare au anodul comun. Led-ul se commande in current si mu în-tensiume. 0= led opnims (amod commum) 1= led stims est 0 = led aprims (cated) tabol pt and amed a_ion[3.0] 0 0 0 0 0000 0001 0010

Libeary iEEE std - logic - 1164. all

ENTITY dec - 7 seg is

PORT (a im 1 in std - logic - vector (3 bownto 0);

a,b,c,d,e,f,g std - logic);

END dec - 4 seg;

ARCHITECTURE doch of dec 7 seg is

SIGNAL temp: std - logic - vector (6 bownto 0);

BEGIN

WITH a im SELECT


Temp L= "1000000" when "0000";

"1111001" when "0000";

"0001110" when others;

a <=temp (o);
b <=temp(1);
g <=temp(6);
END docn;

alta situatio:



```
IBRARY IEEE
USE IEEE. Std - logic - 1164- all
ENTITY CHAUIT-C is
   PORT (A, b, C: IN stel_logic;
           y: out std-engic-vector (3 DOWNTO 0));
END circuit - c;
ARCHITECTURE down OF CHOWY-c is
    SIGNAL temp: std-logic-voctor (200WNTO 0);
 BEGIN
                                          2=51
     temp L= a 2 b 2 c;
     WITH temp SELECT
       y = 1000" WHEH "0000",
           401014 WHEN 400014)
           " IIII" WHEN OTHERS;
   END docn;
```