Metal with Rust: High-Performance Regex Execution on Unified Memory GPUs

Bachelor Thesis Presentation

Marius De Kuthy Meurers

08.04.2025

School of Computation, Information and Technology Technical University Munich

Introduction & Motivation

Problem:

- Increasing demand for fast processing of large amounts of texts.
- Matching regexes on large numbers of lines is computationally expensive.

• Opportunity:

- GPUs offer efficient parallel processing.
- **BUT**: GPU–CPU memory transfer is expensive.
- Unified Memory Architectures (UMA) potentially reduce transfer overhead.
- ⇒ Can we exploit Apple M1 Chips's UMA for regex matching performance gains?

Table of Contents

Regex Matching Algorithm

Overview

Metal Execution Model

Evaluation

Just-in-Time Compilation


Unified Memory Characteristics

Performance Traits

Chunking

Summary of Contribution & Future Work

Regex Matching Process: Simple Regex Example



Shift-And Algorithm

- Efficient regex matching using bitwise operations.
- \Rightarrow Encode regex transitions as bitmasks, realizing parallel state transitions.

Algorithm 1 Shift-And algorithm

Require: mask_initial

Require: mask_final

Require: *masks_char*[]

Require: line

 $state \leftarrow 0$

 $n_matches \leftarrow 0$

bit vector for the start states

bit vector for the final states

bit vectors for the transitions

b the input text
 b

Shift-And Algorithm

- Efficient regex matching using bitwise operations.
- \Rightarrow Encode regex transitions as bitmasks, realizing parallel state transitions.

```
Algorithm 2 Shift-And algorithm
Require: mask_initial
                                                   bit vector for the start states.
Require: mask_final

    bit vector for the final states

Require: masks_char[]

    bit vectors for the transitions

Require: line
                                                                   state \leftarrow 0
  n matches \leftarrow 0
  for c in line do
      next \leftarrow (state \ll 1) \ \mathsf{OR} \ mask\_initial

    ▷ all possible next states

      state \leftarrow next AND masks\_char|c|
```

Shift-And Algorithm

- Efficient regex matching using bitwise operations.
- \Rightarrow Encode regex transitions as bitmasks, realizing parallel state transitions.

```
Algorithm 3 Shift-And algorithm

    bit vector for the start states

Require: mask_initial
Require: mask_final

    bit vector for the final states

Require: masks_char[]

    bit vectors for the transitions


Require: line
                                                                   state \leftarrow 0
  n matches \leftarrow 0
  for c in line do
      next \leftarrow (state \ll 1) \text{ OR } mask\_initial

    ▷ all possible next states

      state \leftarrow next AND masks\_char[c]
                                                       if (state AND mask_final) \neq 0 then
                                              check if any final state is reached
         n\_matches \leftarrow n\_matches + 1
  return n matches
```


Automata with longer jumps

Finite automata for the regex a(bc|de)f+ with different distance transitions.




- Cannot be handled by the basic Shift-And Algorithm.
- \Rightarrow **Shift-And-Dist** algorithm: extension to support different distance jumps.
 - Limitation: No support for backwards transitions.


Implementation Overview




Implementation Overview




Approach 1: BasicStrategy




Approach 2: ArgumentBufferStrategy



Approach 3: IndirectCommandBufferStrategy




Approach 4: CombinedStrategy




Evaluation: Generic or Just-in-Time Compiled Shader

Compiled Generic Shader



Evaluation: Generic or Just-in-Time Compiled Shader






Evaluation: Just-in-Time Compilation Summary

JIT Compilation benefits on regex a [^b] {62}b processing 1 GiB:

- 48% faster execution time
- 42 instructions vs. 80 instructions
- 16.8B vs. 147.2B total instructions



JIT(blue) vs. Generic(yellow)


⇒ JIT compilation significantly reduces execution time and instruction count.

Evaluation: Unified Memory – Memory Wiring as Challenge

• **Apple's claim:** "Metal exposes UMA through shared resources that allow GPU and CPU to read/write the same memory"


• Reality:

- \circ initial GPU access requires "memory wiring" (\sim 90ms for 1.06 GiB)
- 90% of driver processing time spent on this wiring memory
- \circ actual regex computation: only \sim 50ms



Evaluation: Unified Memory – Memory Wiring


 \bullet Caching: Subsequent access to same memory cuts wiring time to <10ms



⇒ Further regex matching can take advantage of cached memory

Evaluation: Unified Memory – Async Processing


- Challenge: Memory wiring latency creates significant bottleneck
- Solution: Utilize Metal's completion handlers for asynchronous dispatch



⇒ Overlapping memory wiring with computation significantly reduces latency

Evaluation: Performance – Long Pattern

Regex: a[^b]{62}b (utilizes all 64 states in uint64_t)



- ⇒ GPU: Up until 8192 lines constant execution time
- ⇒ GPU: All strategies performed similarly
- ⇒ CPU: Linear scaling with input size

Evaluation: Performance – Long Pattern

• **Regex:** a[^b]{62}b



- \Rightarrow Throughput grows with increasing input size and outperforms CPU
- \Rightarrow Caching effects at 1.98 GiB input size

Evaluation: Chunking

- Chunking: Split input data into chunks and asynchronous dispatch them
- ⇒ Already process some chunks while others are still being wired
 - Chunked and whole strategies with regex a[^b]{30}b:



- ⇒ IndirectCommandBufferStrategy benefits from chunking
- ⇒ BasicStrategy shows no improvement.

Summary of Contribution & Future Work

• JIT-Compilation:

Critical optimization, nearly halved execution time.

• Unified Memory:

- Initial wiring overhead exists.
- Asynchronous dispatching mitigates wiring latency.

Performance:


- Throughput: GPU significantly outperforms multi-threaded CPU (up to 4x).
- Scalability: GPU supports higher throughput for larger inputs.
- Chunking: Effective only with low-overhead dispatch.

Future Work:

- Explore memory layout optimizations.
- Test on different Apple Silicon chips.
- Integrate with DuckDB for real-world applications.

Shift-And Algorithm: Example

Finite automata for the regex [ab]c



Bitmask representation:

• Mask Final: 10₂

• Mask Initial: 01₂

• Mask Char[a]: 01₂

• Mask Char[b]: 01₂

• Mask Char[c]: 10₂

Shift-And-Dist Algorithm

```
Algorithm 4 Shift-And-Dist algorithm
Require: masks_char[], mask_initial, mask_final, text
Require: masks_dist[]

    bit vectors for distance transitions

  state \leftarrow 0
  n matches \leftarrow 0
  for c in text do
      next ← mask initial
      for d in 0 \dots len(masks\_dist) - 1 do

    □ add all possible next states

          next \leftarrow next \ \mathsf{OR} \ \Big( (state \ \mathsf{AND} \ masks\_dist[d]) \ll d \Big)
      state \leftarrow next AND masks\_char[c]
      if (state AND mask_final) \neq 0 then
          n\_matches \leftarrow n\_matches + 1
  return n_matches
```

Evaluation: Performance – Long Pattern




Figure 1: Execution times of the regex a [^b] 62b on different large input sizes

Evaluation: 2GiB Threshold & Caching Impact




Figure 2: Time distribution comparison between IndirectCommandBufferStrategy and BasicStrategy when not chunked with 1.98GiB of input data

Evaluation: Performance – Large Jumping Distances




Figure 3: Throughput performance with the regex a [^b] 0,62b on different input sizes