

DM74AS74

Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The AS74 is a dual edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and $\overline{\mathbf{Q}}$ outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the high or low level, the D input signal has no effect.


Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
- Improved AC performance over S74 at approximately half the power

Connection Diagram

Dual-In-Line Package



Order Number DM74AS74M, N See Package Number M14A or N14A

Function Table

	Inp	uts		Outputs			
PR	CLR	CLK	D	Q Q			
L	Н	Χ	Χ	Н	L		
Н	L	Χ	Χ	L	Н		
L	L	Χ	Χ	H (Note 1)	H (Note 1)		
Н	Н	\uparrow	Н	Н	L		
Н	Н	\uparrow	L	L	Н		
Н	Н	L	Χ	Qo	\overline{Q}_{o}		

- L = Low State, H = High State, X = Don't Care
- ↑ = Positive Edge Transition

Q₀ = Previous Condition of C

Note 1: This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (high) level. The output levels in this condition are not guaranteed to meet the $V_{\mbox{OH}}$ specification.

Absolute Maximum Ratings (Note 2)

Storage Temperature Range

-65°C to +150°C

Supply Voltage Input Voltage

Operating Free Air Temperature

7V 7V

 0°C to $+70^{\circ}\text{C}$

Typical θ_{JA}
N Package
M Package

76.0°C/W 107.0°C/W

Recommended Operating Conditions

Symbol	Pa	Min	Nom	Max	Units	
V _{cc}	Supply Voltage	4.5	5	5.5	V	
V _{IH}	High Level Input Voltag	2			V	
V _{IL}	Low Level Input Voltag			0.8	V	
I _{OH}	High Level Output Curi			-2	mA	
I _{OL}	Low Level Output Curr			20	mA	
f _{CLK}	Clock Frequency	0		105	MHz	
t _{W(CLK)}	Width of Clock Pulse	High	4			ns
		Low	5.5			ns
t _w	Pulse Width Preset & 0	4			ns	
t _{SU}	Data Setup Time (Note	4.5↑			ns	
t _{SU}	PRE or CLR Setup-Tin	2↑			ns	
t _H	Data Hold Time (Note	0↑			ns	
T _A	Free Air Operating Ten	0		70	°C	

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C.

Symbol	Parameter	Co	Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I = -	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$			-1.2	V
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5$	V _{CC} = 4.5V to 5.5V,				V
	Voltage	$I_{OH} = -2 \text{ mA}$	I _{OH} = -2 mA				
V _{OL}	Low Level Output	V _{CC} = 4.5V, V _{IH} =		0.35	0.5	V	
	Voltage	I _{OL} = 20 mA	I _{OL} = 20 mA				
I _I	Input Current @ Max	V _{CC} = 5.5V, V _{IH} =			0.1	mA	
	Input Voltage						
I _{IH}	High Level Input Current	$V_{CC} = 5.5V,$	Clock, D			20	μA
		V _{IH} = 2.7V	Preset, Clear			40	μA
I _{IL}	Low Level Input Current	V _{CC} = 5.5V,	Clock, D			-0.5	mA
		$V_{IL} = 0.4V$	Preset, Clear			-1.8	mA
Io	Output Drive Current	V _{CC} = 5.5V, V _O = 2.25V		-30		-112	mA
I _{cc}	Supply Current	V _{CC} = 5.5V		10.5	16	mA	


Note 3: The (\uparrow) arrow indicates the positive edge of the Clock is used for reference.


Switching Characteristics over recommended operating free air temperature range (Note 4)


Symbol	Parameter	Conditions	From	То	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V			105		MHz
t _{PLH}	Propagation Delay Time	$R_L = 500\Omega$	Preset	Q or	3	7.5	ns
	Low to High Level Output	C _L = 50 pF	or Clear	Q			
t _{PHL}	Propagation Delay Time		Preset	Q or	3.5	10.5	ns
	High to Low Level Output		or Clear	Q			
t _{PLH}	Propagation Delay Time		Clock	Q or	3.5	8	ns
	Low to High Level Output			Q			
t _{PHL}	Propagation Delay Time		Clock	Q or	4.5	9	ns
	High to Low Level Output			Q			

Note 4: See Section 1 for test waveforms and output load.

Logic Diagram







LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas

Customer Response Center

Tel: 1-888-522-5372

www.fairchildsemi.com

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179