











SLVSDH0C - DECEMBER 2016 - REVISED JANUARY 2018

**TPS22810** 

# TPS22810, 2.7-18-V, 79-m $\Omega$ On-Resistance Load Switch With Thermal Protection

#### **Features**

- Integrated Single Channel Load Switch
- **Ambient Operating Temperature:** -40°C to +105°C
  - SOT23-6 (DBV): 2-A Maximum Continuous Current 1
  - WSON (DRV): 3-A Maximum Continuous Current
- Input Voltage Range: 2.7 V to 18 V
- Absolute Maximum Input Voltage: 20 V
- On-Resistance (R<sub>ON</sub>)
  - $-R_{ON} = 79 \text{ m}\Omega$  (typical) at  $V_{IN} = 12 \text{ V}$
- **Quiescent Current** 
  - 62 μA (typical) at V<sub>IN</sub> = 12 V
- Shutdown Current
  - 500 nA (typical) at  $V_{IN} = 12 \text{ V}$
- Thermal Shutdown
- Undervoltage Lock-Out (UVLO)
- Adjustable Quick Output Discharge (QOD)
- Configurable Rise Time With CT Pin
- SOT23-6 Package
  - 2.9-mm x 2.8-mm, 0.95-mm Pitch 1.45-mm Height (DBV)
- **WSON Package** 
  - 2-mm x 2-mm, 0.65-mm Pitch 0.75-mm Height (DRV)
- ESD Performance Tested per JESD 22
  - ±2-kV HBM and ±1-kV CDM
- Thermal performance must be considered

# 2 Applications

- HD TV
- Industrial Systems
- Set Top Box
- Surveillance systems

# 3 Description

The TPS22810 is a single channel load switch with configurable rise time and with an integrated quick output discharge (QOD). In addition, the device features thermal shutdown to protect the device against high junction temperature. Because of this, safe operating area of the device is inherently ensured. The device contains an N-channel MOSFET that can operate over an input voltage range of 2.7 V to 18 V. SOT23-5 (DBV) package can support a maximum current of 2 A. WSON (DRV) package can support a maximum current of 3 A. The switch is controlled by an on and off input, which is capable of interfacing directly with low-voltage control signals.

The configurable rise time of the device greatly reduces inrush current caused by large bulk load capacitances, thereby reducing or eliminating power supply droop. Undervoltage lock-out is used to turn off the device if the VIN voltage drops below a threshold value, ensuring that the downstream circuitry is not damaged by being supplied by a voltage lower than intended. The configurable QOD pin controls the fall time of the device to allow design flexibility for power down.


The TPS22810 is available in a leaded, SOT-23 package (DBV) which allows to visually inspect solder joints, as well as a WSON package (DRV). The device is characterized for operation over the free-air temperature range of -40°C to +105°C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22810	SOT-23 (6)	2.90 mm × 2.80 mm
	WSON (6)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated

Features ...... 1



10 Application and Implementation...... 18

1	Га	h	۵۱	<b>∩</b> f	C	٦n	tο	nte
ı	ıa	v	16	v		_	LC	11.5

2	Applications	1		10.1	Application Information	18
3	Description	1		10.2	ON and OFF Control	18
4	Revision History			10.3	Input Capacitor (Optional)	18
5	Device Comparison Table			10.4	Output Capacitor (Optional)	18
6	Pin Configuration and Functions			10.5	Typical Application	18
7	Specifications		11	Powe	r Supply Recommendations	23
•	7.1 Absolute Maximum Ratings		12	Layou	ut	24
	7.2 ESD Ratings			12.1	Layout Guidelines	24
	7.3 Recommended Operating Conditions			12.2	Layout Example	24
	7.4 Thermal Information			12.3	Thermal Considerations	24
	7.5 Electrical Characteristics		13	Devic	e and Documentation Support	25
	7.6 Switching Characteristics				Device Support	
	7.7 Typical DC Characteristics				Documentation Support	
	7.8 Typical AC Characteristics				Receiving Notification of Documentation Up	
8	Parameter Measurement Information				Community Resources	
					Trademarks	
9	Detailed Description				Electrostatic Discharge Caution	
	9.1 Overview				Glossary	
	9.2 Functional Block Diagram		14	Mech	anical, Packaging, and Orderable	
	9.3 Feature Description				nation	25
	Revision History  nges from Revision B (May 2017) to Revision C					Page
	Changed Rise time can be calculated by multiplying Description Section 9.3.4 Adjustable Rise Time (CT)					17
Cha	nges from Revision A (December2016) to Revisi	ion B				Page
	Added WSON (DRV) current information in the Feat					1
• /	Added WSON (DRV) package					1
Cha	nges from Original (December 2016) to Revision	n A				Page

Changed the Quiescent current MAX value for  $V_{IN}$  = 2.7 V From: 60  $\mu$ A To: 70  $\mu$ A in the *Electrical Characteristics* 


Till Documentation Feedback Copyright © 2016–.




# 5 Device Comparison Table

DEVICE	R <sub>ON</sub> at 12 V	Package	QUICK OUTPUT DISCHARGE	T <sub>A</sub>	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22810	79 mΩ	DBV	Configurable	105°C	2 A	Active High
TPS22810	79 mΩ	DRV	Configurable	105°C	3 A	Active High

# 6 Pin Configuration and Functions





# **Pin Functions**

PIN						
NAME	NO,		NO,		I/O	DESCRIPTION
NAME	SOT23	WSON				
СТ	4	3	0	Switch slew rate control. Can be left floating		
EN/UVLO	3	5	1	Active high switch control input and UVLO adjustment. Do not leave floating		
GND	2	4	_	Device ground		
QOD	5	2	0	Quick Output Discharge pin. This functionality can be enabled in one of three ways.  Placing an external resistor between VOUT and QOD  Tying QOD directly to VOUT and using the internal resistor value (R <sub>PD</sub> )  Disabling QOD by leaving pin floating  See the Quick Output Discharge (QOD) for more information		
VIN	1	6	I	Switch input. Place ceramic bypass capacitor(s) between this pin GND		
VOUT	6	1	0	Switch output		



# 7 Specifications

## 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	-0.3	20	V
V <sub>OUT</sub>	Output voltage	-0.3	min(VIN + 0.3, 20)	V
V <sub>EN/UVLO</sub>	EN/UVLO voltage	-0.3	20	V
TJ	Maximum junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	<b>–</b> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### 7.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

# 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage	2.7	18	V
V <sub>EN/UVLO</sub>	EN/UVLO voltage	0	18	V
V <sub>OUT</sub>	Output voltage		$V_{IN}$	V
IMAX	Maximum continuous switch current, T <sub>A</sub> = 65°C (DBV)		2	٨
	Maximum continuous switch current, T <sub>A</sub> = 65°C (DRV)		3	А
T <sub>A</sub>	Operating free-air temperature <sup>(1)</sup>	-40	105	°C
C <sub>IN</sub>	Input capacitor	1 (2)		μF

<sup>(1)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $[T_{A(\text{max})}]$  is dependent on the maximum operating junction temperature  $[T_{J(\text{MAX})}]$ , the maximum power dissipation of the device in the application  $[P_{D(\text{MAX})}]$ , and the junction-to-ambient thermal resistance of the part/package in the application  $(\theta_{JA})$ , as given by the following equation:  $T_{A(\text{MAX})} = T_{J(\text{MAX})} - (\theta_{JA} \times P_{D(\text{MAX})})$ .

(2) See the *Detailed Description* section.

#### 7.4 Thermal Information

		TPS22		
THERMAL METRIC (1)		DBV (SOT23)	DRV (WSON)	UNIT
		6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182	74.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	127.2	80.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.9	44.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	26.4	3.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	36.3	44.6	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



# 7.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies over the following ambient operating temperature  $-40^{\circ}\text{C} \le T_{\text{A}} \le +105^{\circ}\text{C}$ . Typical values are for  $T_{\text{A}} = 25^{\circ}\text{C}$ .

P/	ARAMETER	TEST CO	NDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			\/ 10.\/	-40°C to +85°C		62	80	
			V <sub>IN</sub> = 18 V	-40°C to +105°C			85	
			V 42.V	-40°C to +85°C		62	80	
			V <sub>IN</sub> = 12 V	-40°C to +105°C			85	
	Quiescent	V = 18 V, I = 0 A	V <sub>IN</sub> = 5 V	-40°C to +85°C		59	80	
I <sub>Q, VIN</sub>	current	V = 10 V, I = U A	v <sub>IN</sub> = 5 v	-40°C to +105°C			85	μΑ
			V <sub>IN</sub> = 3.3 V	-40°C to +85°C		53	80	
			V <sub>IN</sub> = 3.3 V	-40°C to +105°C			85	
			V <sub>IN</sub> = 2.7 V	-40°C to +85°C		49	70	
			V <sub>IN</sub> = 2.7 V	-40°C to +105°C			85	
			V <sub>IN</sub> = 18 V	-40°C to +85°C		0.5	2.3	
			VIN = 10 V	-40°C to +105°C			3.8	
	Shutdown current		V <sub>IN</sub> = 12 V	-40°C to +85°C		0.5	2.3	μΑ
				-40°C to +105°C			3.8	
1			V <sub>IN</sub> = 5 V	-40°C to +85°C		0.5	2.3	
I <sub>SD, VIN</sub>				-40°C to +105°C			3.8	
			V <sub>IN</sub> = 3.3 V	-40°C to +85°C		0.5	2.3	
			V <sub>IN</sub> = 3.3 V	-40°C to +105°C			3.8	
			V <sub>IN</sub> = 2.7 V	-40°C to +85°C		0.5	2.3	
			VIN - 2.7 V	-40°C to +105°C			3.8	
I <sub>EN/UVLO</sub>	EN/UVLO pin input leakage current	V <sub>IN</sub> = 18 V, I <sub>OUT</sub> = 0 A		-40°C to +105°C			0.1	μΑ
V <sub>UVR</sub>	VIN UVLO threshold, rising			-40°C to +105°C	2	2.54	2.62	V
V <sub>UVhyst</sub>	VIN UVLO hysteresis			-40°C to +105°C		5%		
$V_{ENR}$	EN threshold voltage, rising			-40°C to +105°C	1.13	1.23	1.3	V
V <sub>ENF</sub>	EN threshold voltage, falling			-40°C to +105°C	1.08	1.13	1.18	V
V <sub>SHUTF</sub>	EN threshold voltage for low IQ shutdown			-40°C to +105°C	0.5	0.75	0.9	V



# **Electrical Characteristics (continued)**

Unless otherwise noted, the specification in the following table applies over the following ambient operating temperature  $-40^{\circ}\text{C} \le T_{\text{A}} \le +105^{\circ}\text{C}$ . Typical values are for  $T_{\text{A}} = 25^{\circ}\text{C}$ .

P/	ARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			25°C		79	86	
		$V_{IN} = 18 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to +85°C			105	
			-40°C to +105°C			115	
		V <sub>IN</sub> = 12 V, I <sub>OUT</sub> = –200 mA	25°C		79	86	
			-40°C to +85°C			105	
			-40°C to +105°C			115	
	$V_{IN} = 9 \text{ V}, I_{OUT}$ $V_{IN} = 9 \text{ V}, I_{OUT}$ $V_{IN} = 5 \text{ V}, I_{OUT}$		25°C		79	86	
	$V_{IN} = 9 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to +85°C			105		
В	On registance		-40°C to +105°C			115	<b>m</b> O
K <sub>ON</sub>	On-resistance	$V_{IN} = 5 \text{ V}, I_{OUT} = -200 \text{ mA}$ $V_{IN} = 3.3 \text{ V}, I_{OUT} = -200 \text{ mA}$	25°C		79	86	mΩ
			-40°C to +85°C			105	
			-40°C to +105°C			115	
			25°C		83	92	
			-40°C to +85°C			115	
			-40°C to +105°C			125	
			25°C		86	95	
		$V_{IN} = 2.7 \text{ V}, I_{OUT} = -200 \text{ mA}$	-40°C to +85°C			120	
			-40°C to +105°C			130	
		V <sub>IN</sub> = V <sub>OUT</sub> = 18 V, V <sub>EN/UVLO</sub> = 0 V	-40°C to +105°C		290	350	
R <sub>PD</sub>	Output pull down resistance	V <sub>IN</sub> = V <sub>OUT</sub> = 12 V, V <sub>EN/UVLO</sub> = 0 V	-40°C to +105°C		265	350	Ω
	down resistance	V <sub>IN</sub> = V <sub>OUT</sub> = 5 V, V <sub>EN/UVLO</sub> = 0 V	-40°C to +105°C		250	400	
TS	Thermal shutdown	Threshold, VIN = 18 V	-40°C to +105°C		160		°C
TSHDN Hyst	Thermal shutdown hysteresis	TSD hysteresis, VIN = 18 V	-40°C to +105°C		30		°C




# 7.6 Switching Characteristics

Refer to the timing test circuit in Figure 16 (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where VIN is already in steady state condition before the EN/UVLO pin is asserted high.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
V <sub>IN</sub> = 18	$3 \text{ V}, \text{ V}_{\text{EN/UVLO}} = 5 \text{ V}, \text{ T}_{\text{A}} = 25 ^{\circ}\text{C} \text{ (unless otherwise)}$	erwise noted)		
t <sub>ON</sub>	Turnon time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, $CT$ = 2200 $p$ F	520	
t <sub>OFF</sub>	Turnoff time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, CT = 2200 pF	3.3	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, $CT$ = 2200 $p$ F	700	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, CT = 2200 pF	2	
$t_D$	Delay time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, $CT$ = 2200 $p$ F	180	
V <sub>IN</sub> = 12	$2 \text{ V}, \text{ V}_{\text{EN/UVLO}} = 5 \text{ V}, \text{ T}_{\text{A}} = 25 \text{ °C (unless other)}$	erwise noted)		
t <sub>ON</sub>	Turnon time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, $CT$ = 2200 $p$ F	380	
t <sub>OFF</sub>	Turnoff time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, CT = 2200 pF	3.3	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_L = 0.1 \ \mu F, \ CT = 2200 \ pF$	460	μs
t <sub>F</sub>	V <sub>OUT</sub> fall time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, CT = 2200 pF	2	
t <sub>D</sub>	ON delay time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_L = 0.1 \ \mu F, \ CT = 2200 \ pF$	150	
V <sub>IN</sub> = 3.	3 V, $V_{EN/UVLO}$ = 5 V, $T_A$ = 25 °C (unless ot	nerwise noted)		
t <sub>ON</sub>	Turnon time	$R_L$ = 10 $\Omega$ , $C_{IN}$ = 1 $\mu$ F, $C_L$ = 0.1 $\mu$ F, CT = 2200 pF	185	
t <sub>OFF</sub>	Turnoff time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_L = 0.1 \ \mu F, \ CT = 2200 \ pF$	3.3	
t <sub>R</sub>	V <sub>OUT</sub> rise time	$R_L = 10 \ \Omega, \ C_{IN} = 1 \ \mu F, \ C_L = 0.1 \ \mu F, \ CT = 2200 \ pF$	120	μs
$t_{F}$	V <sub>OUT</sub> fall time	$R_L$ = 10 Ω, $C_{IN}$ = 1 μF, $C_L$ = 0.1 μF, $CT$ = 2200 pF	2	
t <sub>D</sub>	ON delay time	$R_L$ = 10 Ω, $C_{IN}$ = 1 μF, $C_L$ = 0.1 μF, $CT$ = 2200 pF	130	

# TEXAS INSTRUMENTS

# 7.7 Typical DC Characteristics




Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



# 7.8 Typical AC Characteristics




Copyright © 2016–2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS


# **Typical AC Characteristics (continued)**



Submit Documentation Feedback



# 8 Parameter Measurement Information



A. Rise and fall times of the control signal are 100 ns

Figure 16. Test Circuit




Figure 17. Timing Waveforms



# 9 Detailed Description

#### 9.1 Overview

The TPS22810 is a 6-pin, 2.7-18-V load switch with thermal protection in two separate package options. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance N-channel MOSFET which reduces the drop out voltage across the device.

The device starts its operation by monitoring the VIN bus. When VIN exceeds the undervoltage-lockout threshold (VUVR), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET. As VIN rises, the internal MOSFET of the device starts conducting and allow current to flow from VIN to VOUT. When EN/UVLO is held low (below VENF), internal MOSFET is turned off.

A voltage V(EN/UVLO) < V(ENF) on this pin turns off the internal FET, thus disconnecting VIN from VOUT, while voltage below V(SHUTF) takes the device into shutdown mode, with IQ less than 1  $\mu$ A to ensure minimal power loss.

The device has a configurable slew rate which helps reduce or eliminate power supply droop because of large inrush currents. The device also features an internal RPD resistor, which discharges VOUT once the switch is disabled.


During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components which reduces solution size and bill of materials (BOM) count.

The device also features a QOD pin, which allows the configuration of the discharge rate of VOUT once the switch is disabled.

The device has a thermal protection feature. Due to this device protects itself against thermal damage due to over-temperature and over-current conditions. Safe Operating Area (SoA) requirements are thus inherently met without any special design consideration by the board designer.



## 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 9.3 Feature Description

# 9.3.1 On and Off Control

TThe EN/UVLO pin controls the state of the switch. EN/UVLO is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The EN/UVLO pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

#### 9.3.2 Quick Output Discharge (QOD)

The TPS22810 includes a QOD feature. The QOD pin can be configured in one of three ways:

- QOD pin shorted to VOUT pin. Using this method, the discharge rate after the switch becomes disabled is controlled with the value of the internal resistance R<sub>PD</sub>. The value of this resistance is listed in the *Electrical Characteristics* table.
- QOD pin connected to VOUT pin using an external resistor R<sub>EXT</sub>. After the switch becomes disabled, the
  discharge rate is controlled by the value of the total resistance of the QOD. To adjust the total QOD
  resistance, Equation 1 can be used.

$$R_{QOD} = R_{PD} + R_{EXT}$$

where

- R<sub>QOD</sub> is the total output discharge resistance
- R<sub>PD</sub> is the internal pulldown resistance
- R<sub>EXT</sub> is the external resistance placed between the VOUT and QOD pin.

(1)

(2)



## **Feature Description (continued)**

• QOD pin is unused and left floating. Using this method, there is no quick output discharge functionality, and the output remains floating after the switch is disabled.

Note that during thermal shutdown, the QOD functionality is not available. The device does not discharge the load as RPD does not become engaged.

The fall times of the device depend on many factors including the total resistance of the QOD,  $V_{IN}$ , and the output capacitance. When QOD is connected to VOUT, the fall time changes over  $V_{IN}$  as the internal  $R_{PD}$  varies over  $V_{IN}$ . To calculate the approximate fall time of  $V_{OUT}$  for a given  $R_{OOD}$ , use Equation 2 and Table 1.

$$V_{CAP} = V_{IN} \times e^{-t/\tau}$$

#### where

- V<sub>CAP</sub> is the voltage across the capacitor (V)
- t is the time since power supply removal (s)
- $\tau$  is the time constant equal to  $R_{OOD} \times C_1$

The fall times' dependency on  $V_{IN}$  becomes minimal as the QOD value increases with additional external resistance. See Table 1 for QOD fall times.

FALL TIME (µs) 90% - 10%,  $C_{IN}$  = 1 µF,  $I_{OUT}$  = 0 A ,  $V_{IN}$  = 0 V, ON = 0  $V^{(1)}$ V<sub>IN</sub> (V)  $T_A = 25^{\circ}C$  $T_A = 85^{\circ}C$  $C_1 = 1 \mu F$  $C_1 = 10 \mu F$  $C_1 = 100 \mu F$  $C_1 = 1 \mu F$  $C_1 = 10 \mu F$  $C_1 = 100 \mu F$ 4700 47000 470 4700 47000 470 12 450 4500 45000 450 4500 45000 9 440 4400 44000 440 4400 44000 5 500 5000 50000 480 4800 48000 3.3 600 6000 60000 570 5700 57000

**Table 1. QOD Fall Times** 

#### 9.3.2.1 QOD when System Power is Removed

The adjustable QOD can be used to control the power down sequencing of a system even when the system power supply is removed. When the power is removed, the input capacitor,  $C_{IN}$ , discharges at VIN. Past the set UVLO level, the pull-down resistance RPD becomes disabled and the output no longer becomes discharged. If there is still remaining charge on the output capacitor, this results in longer fall times. Care must be taken such that  $C_{IN}$  is large enough to meet the device UVLO settings.

#### 9.3.2.2 Internal QOD Considerations

Special considerations must be taken when using the internal  $R_{PD}$  by shorting the QOD pin to the VOUT pin. The internal  $R_{PD}$  is a pulldown resistance designed to quickly discharge a load after the switch has been disabled. Care must be used to ensure that excessive current does not flow through  $R_{PD}$  during discharge so that the maximum  $T_J$  of 125°C is not exceeded. When using only the internal  $R_{PD}$  to discharge a load, the total capacitive load must not exceed 200 uF. Otherwise, an external resistor,  $R_{EXT}$ , must be used to ensure the amount of current flowing through  $R_{PD}$  is properly limited and the maximum  $T_J$  is not exceeded. To ensure the device is not damaged, the remaining charge from  $C_L$  needs to decay naturally through the internal QOD resistance and must not be driven.

#### 9.3.3 EN/UVLO

As an input pin, EN/UVLO controls the ON and OFF state of the internal MOSFET. In its high state, the internal MOSFET is enabled. A low on this pin turns off the internal MOSFET. High and Low levels are specified in the parametric table of the datasheet

A voltage V(EN/UVLO < V(ENF) on this pin turns off the internal FET, thus disconnecting VIN from VOUT, while voltage below V(SHUTF) takes the device into shutdown mode, with IQ less than 1  $\mu$ A to ensure minimal power loss.

<sup>(1)</sup> TYPICAL VALUES WITH QOD SHORTED TO VOUT




The EN/UVLO pin can be directly driven by a 1.8 V, 3.3 V or 5 V general purpose output pin.

The internal de-glitch delay on EN/UVLO falling edge is intentionally kept low (2.5  $\mu$ s typical) for quick detection of power failure. For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO to GND.

The undervoltage lock out can be programmed by using an external resistor divider from supply VIN terminal to EN/UVLO terminal to GND as shown in Figure 18. When an undervoltage or input power fail event is detected, the internal FET is quickly turned off. If the Under-Voltage Lock-Out function is not needed, the EN/UVLO terminal must be connected to the VIN terminal. EN/UVLO terminal must not be left floating.


The device also implements internal undervoltage-lockout (UVLO) circuitry on the VIN terminal. The device disables when the VIN terminal voltage falls below internal UVLO Threshold V(UVF). The internal UVLO threshold has a hysteresis of 125 mV (5% of V(UVR)). See Figure 19 and Figure 20.



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Configuring UVLO with External Resistor Network





Copyright © 2016, Texas Instruments Incorporated

Figure 19. Using 1.8 V/3.3 V GPIO Signal Directly from Processor




Figure 20. Default UVLO Threshold V(UVR) Using No Additional External Components

# 9.3.4 Adjustable Rise Time (CT)

A capacitor to GND on the CT pin sets the slew rate. The voltage on the CT pin can be as high as 2.5 V. An approximate formula for the relationship between CT and slew rate is shown in Equation 3. This equation accounts for 10% to 90% measurement on VOUT and does NOT apply for CT < 1 nF.

Use Table 2 to determine rise times for when  $Ct \ge 1$  nF.

SR = 46.62 / Ct

where

SR is the slew rate (in V/μs)



- CT is the the capacitance value on the CT pin (in pF)
- The units for the constant a are  $\mu$ s/V. The units for the constant b are  $\mu$ s/(V × pF).

(3)

Rise time can be calculated by dividing the input voltage by the slew rate. Table 2 contains rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where VIN is already in steady state condition before the EN/UVLO pin is asserted high.

**Table 2. Rise Time Table** 

CT (pF)	RISE TIME ( $\mu$ s) 10% - 90%, $C_L$ = 0.1 $\mu$ F, $C_{IN}$ = 1 $\mu$ F, $R_L$ = 10 $\Omega$											
	VIN = 18 V	VIN = 12 V	VIN = 9 V	VIN = 5 V	VIN = 3.3 V							
0	115	91	78	60	98							
470	136	94	80	63	98							
1000	310	209	158	91	102							
2200	688	464	345	198	135							
4700	1430	957	704	397	265							
10000	3115	2085	1540	864	550							
27000	8230	5460	4010	2245	1430							

#### 9.3.5 Thermal Shutdown

The switch disables when the junction temperature  $(T_J)$  rises above the thermal shutdown threshold,  $T_{SD}$ . The switch re-enables once the temperature drops below the  $T_{SD} - T_{SD,HYS}$  value.

#### 9.4 Device Functional Modes

The features of the TPS22810 depend on the operating mode. Table 3 summarizes the Device Functional Modes.

**Table 3. Function Table** 

EN/UVLO	Device State
L	Disabled
Н	Enabled



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com (See the Device Support section for more information).

#### 10.2 ON and OFF Control

The EN/UVLO pin controls the state of the switch. Asserting EN/UVLO high enables the switch. EN/UVLO is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The EN/UVLO pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

## 10.3 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor needs to be placed between VIN and GND. A 1- $\mu$ F ceramic capacitor, C<sub>IN</sub>, placed close to the pins, is usually sufficient. Higher values of C<sub>IN</sub> can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.


## 10.4 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause VOUT to exceed VIN when the system supply is removed. This can result in current flow through the body diode from VOUT to VIN. A  $C_{IN}$  to  $C_L$  ratio of 10 to 1 is recommended for minimizing VIN dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) can cause slightly more VIN dip upon turnon due to inrush currents.

This can be mitigated by increasing the capacitance on the CT pin for a longer rise time.

# 10.5 Typical Application

This typical application demonstrates how the TPS22810 can be used to power downstream modules.



Copyright © 2016, Texas Instruments Incorporated

Figure 21. Typical Application Schematic



## **Typical Application (continued)**

#### 10.5.1 Design Requirements

For this design example, use the values listed in Table 4 as the design parameters:

**Table 4. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	12 V
Load current	2 A
C <sub>L</sub>	22 μF
Desired fall time	20 ms
Maximum acceptable inrush current	400 mA

#### 10.5.2 Detailed Design Procedure

#### 10.5.2.1 Shutdown Sequencing During Unexpected Power Loss

Using the adjustable Quick Output Discharge function of the TPS22810, adding a load switch to each power rail can be used to manage the power down sequencing in the event of an unexpected power loss (that is battery removal). To determine the QOD values for each load switch, first confirm the power down order of the device you wish to power sequence. Be sure to check if there are voltage or timing margins that must be maintained during power down. Next, consult Table 1 to determine appropriate  $C_L$  and  $R_{\rm QOD}$  values for each power rail's load switch so that the load switches' fall times correspond to the order in which they need to be powered down. In the above example, we must have this power rail's fall time to be 4 ms. Using Equation 2, we can determine the appropriate  $R_{\rm QOD}$  to achieve our desired fall time.

Since fall times are measured from 90% of  $V_{OUT}$  to 10% of  $V_{OUT}$ , using Equation 2, we get Equation 4 and Equation 5.

$$1.2V = 10.8V \times e^{-(20ms)/(RQOD \times (22\mu F))}$$
(4)

$$R_{OOD} = 413.7 \Omega \tag{5}$$


Consulting Figure 6,  $R_{PD}$  at  $V_{IN}$  = 12 V is approximately 250  $\Omega$ . Using Equation 1, the required external QOD resistance can be calculated as shown in Equation 6 and Equation 7.

413.7 
$$\Omega = 250 \Omega + R_{FXT}$$
 (6)

$$R_{EXT} = 163.7 \Omega \tag{7}$$

Figure 22 through Figure 25 are scope shots demonstrating an example of the QOD functionality when power is removed from the device (both ON and VIN are disconnected simultaneously). In the scope shots, the  $V_{IN}$  = 12 V and correspond to when  $R_{QOD}$  = 1000  $\Omega$ ,  $R_{QOD}$ = 500  $\Omega$ , and QOD = VOUT with two values of  $C_L$  = 10  $\mu F$  and 22  $\mu F$ .






Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated





# 10.5.2.2 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the VIN conditions of the device. Refer to the  $R_{ON}$  specification of the device in the *Electrical Characteristics* table of this datasheet. Once the  $R_{ON}$  of the device is determined based upon the VIN conditions, use Equation 8 to calculate the VIN to VOUT voltage drop.

$$\Delta V = I_{LOAD} \times R_{ON}$$

#### where

- ΔV is the voltage drop from VIN to VOUT
- I<sub>LOAD</sub> is the load current
- R<sub>ON</sub> is the On-resistance of the device for a specific V<sub>IN</sub>

(8)

An appropriate I<sub>LOAD</sub> must be chosen such that the I<sub>MAX</sub> specification of the device is not violated.

#### 10.5.2.3 Inrush Current

To determine how much inrush current is caused by the C<sub>L</sub> capacitor, use Equation 9.

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}$$

#### where

- I<sub>INRUSH</sub> is the amount of inrush caused by C<sub>L</sub>
- C<sub>I</sub> is the capacitance on VOUT
- dt is the Output Voltage rise time during the ramp up of VOUT when the device is enabled
- $dV_{OUT}$  is the change in  $V_{OUT}$  during the ramp up of VOUT when the device is enabled (9)

The appropriate rise time can be calculated using the design requirements and the inrush current equation. As we calculate the rise time (measured from 10% to 90% of  $V_{OUT}$ ), we account for this in our  $d_{VOUT}$  parameter (80% of  $V_{OUT}$  = 9.6 V) as shown in Equation 10 and Equation 11.

$$400 \text{ mA} = 22 \mu \text{F} \times 9.6 \text{ V/dt}$$
 (10)

$$dt = 528 \,\mu s \tag{11}$$

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 528  $\mu$ s. Consulting Table 2 at  $V_{IN}$  = 12 V, CT = 4700 pF provides a typical rise time of 957  $\mu$ s. Using this rise time and voltage into Equation 9, yields Equation 12 and Equation 13.

$$I_{\text{lnrush}} = 22 \,\mu\text{F} \times 9.6 \,\text{V}/957 \,\mu\text{s}$$
 (12)


$$l_{lnrush} = 220 \text{ mA}$$
 (13)



An appropriate  $C_L$  value must be placed on VOUT such that the  $I_{MAX}$  and  $I_{PLS}$  specifications of the device are not violated.

#### 10.5.3 Application Curves


See the oscilloscope captures below for an example of how the CT capacitor can be used to reduce inrush current for  $V_{IN} = 12 \text{ V}$ . See the *Adjustable Rise Time (CT)* section for rise times for corresponding CT values.



Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated





# 11 Power Supply Recommendations

The device is designed to operate from a VIN range of 2.7 V to 18 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1- $\mu$ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of  $1 \mu$ F may be sufficient.

The TPS22810 operates regardless of power sequencing order. The order in which voltages are applied to  $V_{IN}$  and ON does not damage the device as long as the voltages do not exceed the absolute maximum operating conditions.



# 12 Layout

## 12.1 Layout Guidelines

- 1. VIN and VOUT traces must be as short and wide as possible to accommodate for high current.
- 2. The VIN pin must be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is  $1-\mu F$  ceramic with X5R or X7R dielectric. This capacitor must be placed as close to the device pins as possible.

## 12.2 Layout Example




Figure 34. Recommended Board Layout

#### 12.3 Thermal Considerations

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature must be restricted to 150°C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use Equation 14.

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JA}}$$

where

- P<sub>D(MAX)</sub> is the maximum allowable power dissipation
- T<sub>J(MAX)</sub> is the maximum allowable junction temperature (150°C for the TPS22810)
- T<sub>A</sub> is the ambient temperature of the device
- θ<sub>JA</sub> is the junction to air thermal impedance. Refer to the *Thermal Information* table. This parameter is highly dependent upon board layout. (14)



# 13 Device and Documentation Support

# 13.1 Device Support

#### 13.1.1 Developmental Support

For the TPS22810 PSpice Transient Model, see TPS22810 PSpice Transient Model

## 13.2 Documentation Support

#### 13.2.1 Related Documentation

For related documentation see the following:

- TPS22810 Load Switch Evaluation Module
- Selecting a Load Switch to Replace a Discrete Solution
- Timing of Load Switches

# 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates—including silicon errata—go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button. This registers you to receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

## 13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





5-Jan-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22810DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	19HF	Samples
TPS22810DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	19HF	Samples
TPS22810DRVR	ACTIVE	WSON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1CRH	Samples
TPS22810DRVT	ACTIVE	WSON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1CRH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

5-Jan-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22810DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS22810DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS22810DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22810DRVT	WSON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 5-Jan-2018



\*All dimensions are nominal

7th difficilisions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22810DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS22810DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0
TPS22810DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TPS22810DRVT	WSON	DRV	6	250	210.0	185.0	35.0

# DBV (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.