

### The general purpose registers (GPRs) in AVR


In the CPU, registers are used to **store information temporarily**. That information could be a byte of data to be processed, or an address pointing to the data to be fetched.

The vast majority of AVR registers are 8-bit registers.

1									ı
MSB	D7	D6	D5	D4	D3	D2	D1	D0	LSB

The 32 GPRs of AVR (R0–R31) are located in the lowest location of memory address. All of these registers are 8 bits.

The general purpose registers in AVR can be used by all arithmetic and logic instructions.



**GPRs** 

### Some simple instructions

1. Loading values into the general purpose registers

#### LDI instruction (Load Immediate)

the LDI instruction copies 8-bit data into the general purpose registers. It has the following format:

LDI 
$$R_d$$
,  $k \equiv (Rd = k)$ 

- ➤ K is an 8-bit value that can be 0-255<sub>d</sub> or 00-FF<sub>H</sub>
- R<sub>d</sub> (destination) is R16 to R31.


#### Example:

**LDI R16,53**; loads the R16 with the value 53 in decimal

. 0 7 0 0 7 0 7 0 7 0 7 7 7 7 0 7 0 0 0 0 7 0 7 0 7 7 7 0 7 0 7 0 7 0 7 0 7 0 7

LDI R23,0x27 or LDI R23, \$27; loads the R23 with the value 27<sub>H</sub>

LDI R05,0x99 : invalid instruction



### Some simple instructions

- 2. Arithmetic calculation
  - There are some instructions for doing Arithmetic and logic operations;
     such as:


ADD, SUB, MUL, AND, etc.

ADD Rd, Rs → Rd = Rd + Rs
 (ADD Rs to Rd and store the result in Rd)

#### **Example:**

- ADD R25, R9 → R25 = R25 + R9
- ADD R17,R30 → R17 = R17 + R30

rorouroro<u>rourirroroo</u>goroorgirroiporo




### A simple program 1

Write a program that calculates 19 + 95

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

ADD R16, R20 ;R16 = R16 + R20
```



rorororororitroroooporooritrorooro;;;

## A simple program 2

Write a program that calculates 19 + 95 + 5

LDI	R16, 19	;R16 = 19
LDI	R20, 95	;R20 = 95
LDI	R21, 5	;R21 = 5
ADD	R16, R20	;R16 = R16 + R20
ADD	R16, R21	;R16 = R16 + R21

Or

LDI	R16, 19	;R16 = 19
LDI	R20, 95	;R20 = 95
ADD	R16, R20	;R16 = R16 + R20
LDI	R20, 5	;R20 = 5
ADD	R16, R20	;R16 = R16 + R20

The 2<sup>nd</sup> way is recommended, why?

### A simple program 3

- Write a program to add the following numbers:
  - 25<sub>H</sub>, 34<sub>H</sub>

```
LDI R16,0x25 ;load 0x25 into R16


LDI R17,0x34 ;load 0x34 into R17

ADD R16,R17 ;add value R17 to R16 (R16 = R16 + R17)
```



### Some simple instructions

- 2. Arithmetic calculation
- SUB Rd , Rs
  - → Rd = Rd Rs
- Example:
  - SUB R25, R9 → R25 = R25 R9
  - SUB R17,R30 → R17= R17 R30




### Some simple instructions

- 2. Arithmetic calculation
- **INC Rd** (Rd = Rd + 1)

Example:


■ **DEC Rd** (Rd = Rd – 1)

Example:



### **AVR Memory Organization**

In AVR microcontrollers there are tree kinds of memory space, removing the need for external memory in most applications:




Code memory,

**Data memory** 

#### **AVR Memory Organization**

➤ Our program is stored in **code memory** space,

whereas the data memory stores data.




Code memory,

**Data memory** 

### **AVR Memory Organization**


## Data Memory (RAM)



- > The data memory space is composed of three parts:
- GPRs (general purpose registers),
- I/O memory
- Internal data SRAM
- GPRs space consists of general 8-bit purpose registers (R0-R31) (the GPRs do not have any specific function).
- These registers have the shortest (fastest) access time, which allows single-cycle Arithmetic Logic Unit (ALU)
- Its always take the address location \$00-\$1F in the data memory space, regardless of the AVR chip number.

#### **AVR Memory Organization**

### **Data Memory (RAM)**



## •1/O Memory or Specific Function Registers (SFRs) :


These registers control the CPU peripherals functions, such as status register, timers, serial communication, I/O ports, ADC, and so on.

 The AVR I/O memory is made also of 8-bit registers.

•The number of locations depends on the pin numbers and peripheral functions supported by that chip. However, all of the AVRs have at least 64 bytes of I/O memory locations, called standard I/O memory.

### **AVR Memory Organization**

## Data Memory (RAM)



RAM

(SRAM)

# • I/O Memory or Specific Function Registers (SFRs) :

These registers control the CPU peripherals functions, such as status register, timers, serial communication, I/O ports, ADC, and so on.

 The AVR I/O memory is made also of 8-bit registers.

In AVRs with more than 32 I/O pins (e.g., ATmega64, ATmega128, and ATmega256) there is also an extended I/O memory, which contains registers for controlling the extra ports and the extra peripherals.

#### I/O Registers & their Data Memory Address Locations


Address		Name	Address		Name		Add	ress	Name	
I/O	Mem.	Nume		I/O	Mem.			I/O	Mem.	Nume
\$00	\$20	TWBR		\$16	\$36	PINB		\$2B	\$4B	OCR1AH
\$01	\$21	TWSR	1	\$17	\$37	DDRB		\$2C	\$4C	TCNT1L
\$02	\$22	TWAR	1	\$18	\$38	PORTB	1	\$2D	\$4D	TCNT1H
\$03	\$23	TWDR	1	\$19	\$39	PINA		\$2E	\$4E	TCCR1B
\$04	\$24	ADCL	1	\$1A	\$3A	DDRA		\$2F	\$4F	TCCR1A
\$05	\$25	ADCH	1	\$1B	\$3B	PORTA		\$30	\$50	SFIOR
\$06	\$26	ADCSRA		\$1C	\$3C	EECR			254	OCDR
\$07	\$27	ADMUX		\$1D	\$3D	EEDR		\$31	\$51	OSCCAL
\$08	\$28	ACSR	1	\$1E	\$3E	EEARL		\$32	\$52	TCNT0
\$09	\$29	UBRRL	1	\$1F	\$3F	EEARH		\$33	\$53	TCCR0
\$0A	\$2A	UCSRB		<b>#00</b>	<b>C40</b>	UBRRC	1	\$34	\$54	MCUCSR
\$0B	\$2B	UCSRA		\$20	\$40	UBRRH	1	\$35	\$55	MCUCR
\$0C	\$2C	UDR		\$21	\$41	WDTCR	1	\$36	\$56	TWCR
\$0D	\$2D	SPCR		\$22	\$42	ASSR	1	\$37	\$57	SPMCR
\$0E	\$2E	SPSR		\$23	\$43	OCR2	1	\$38	\$58	TIFR
\$0F	\$2F	SPDR		\$24	\$44	TCNT2		\$39	\$59	TIMSK
\$10	\$30	PIND		\$25	\$45	TCCR2		\$3A	\$5A	GIFR
\$11	\$31	DDRD		\$26	\$46	ICR1L		\$3B	\$5B	GICR
\$12	\$32	PORTD		\$27	\$47	ICR1H		\$3C	\$5C	OCR0
\$13	\$33	PINC		\$28	\$48	OCR1BL		\$3D	\$5D	SPL
\$14	\$34	DDRC		\$29	\$49	OCR1BH		\$3E	\$5E	SPH
\$15	\$35	PORTC		\$2A	\$4A	OCR1AL		\$3F	\$5 <b>F</b>	SREG

Each location in I/O memory has two addresses:

- Data memory address: (0000<sub>H</sub> FFFF<sub>H</sub>) → for I/O memory (20<sub>H</sub> 5F<sub>H</sub>).
- I/O address: (00<sub>H</sub> 3F<sub>H</sub>) which is a relative address in comparison to the beginning of the I/O memory

### **AVR Memory Organization**

## Data Memory (RAM)



 Internal data SRAM is used for storing temporary data and parameters by AVR programmers and C compilers. Generally, this is called scratch pad.

Each location of the SRAM can be accessed directly by its address to store any data we want as long as it is 8 bit. (Using

➤ The size of SRAM can vary from chip to chip, even among members of the same family.

#### Using instruction with Data Memory.

#### LDS (Load direct from data space)

LDS Rd, k Rd = [k] ; load Rd with the contents of location K

;  $(0 \le d \le 31)$ 

Example:

LDS R1, 0x60

; K is an address between \$0000 to \$FFFF

32 General Purpose Registers

The LDS instruction tells the CPU to load (copy) one byte from an address

in the data memory to the GPRs.

64 Standard I/O Registers

> The location k in the data memory could be any part of the data space; it can be one of the I/O registers, a location in the internal SRAM, or a GPR.

> For example:

General purpose RAM (SRAM)

LDS R20,0x1; will copy the contents of location 1

; (which is the address of R1) into R20.

; So, the instruction copies R1 to R20.

<u>'orgarorarantraranda</u>proorarrrarbara


#### Using instruction with Data Memory.

General Purpose Registers

Write program to add the contents

location 0x300 of SRAM

to location 0x302.



R0, 0x300 LDS R1, 0x302 LDS

;R0 = the contents of location 0x300;R1 = the contents of location 0x302

R1, R0 ADD

;add R0 to R1

#### Using instruction with Data Memory.

#### STS (Store direct to data space)

STS k, Rs ; [k]=Rs

Example:

STS 0x60,R15; [0x60] = R15

;store register Rs into location K :K is an address between \$0000 to \$FFFF

> 32 General Purpose Registers

64 Standard I/O Registers

> General purpose RAM (SRAM)

- The STS instruction tells the CPU to store (copy) the contents of the GPR to an address location in the data memory space.
- ➤ The location K could be any part of the data memory space; it can be one of the I/O registers, a location in the SRAM, or a GPR.
- ➤ **Example:** Write program to add the contents of location 0x220 to location 0x221, and stores the result in location 0x221:

```
LDS R30, 0x220 ;load R30 with the contents of location 0x220 LDS R31, 0x221 ;load R31 with the contents of location 0x221 ADD R31, R30 ;add R30 to R31 STS 0x221, R31 ;store R31 to data space location 0x221
```

#### Using instruction with Data Memory.

> Example: Write a program that stores CA<sub>H</sub> into location 0x35 of RAM.

#### Solution:

LDI R20, 0xCA ; R20 = CA<sub>H</sub> = 11001010 STS 0x35, R20 ; [0x35] = R20 = CA<sub>H</sub>

Notice that you cannot copy (store) an immediate value directly into the SRAM location in the AVR. This must be done via the GPRs. \$0000 S0001 General Purpose Registers
\$001F \$0020 64 Standard I/O Registers
\$005F General Purpose RAM (SRAM)

> Example: Write a program that copies the contents of location 0x80 of RAM into location 0x81.

#### **Solution:**

LDS R20, 0x80 ; R20 = [0x80]STS 0x81, R20 ; [0x81] = R20 = [0x80]





Example: Add contents of location 0x90 to contents of location 0x95 and store the result in location 0x313.

#### **Solution:**

LDS	R20, 0x90	;R20 = [0x90]
LDS	R21, 0x95	;R21 = [0x95]
ADD	R20, R21	;R20 = R20 + R21
STS	0x313, R20	;[0x313] = R20

> Example: What does the following instruction do? LDS R20, 2

#### **Answer:**


It copies the contents of R2 into R20; as 2 is the address of R2.

> Example: Store 0x53 into the PORTC . The address of PORTC is 0x35

**Solution:** LDI R20, 0x53 ;R20 = 0x53

STS 0x35, R20 ; PORTC = R20

### IN instruction (IN from I/O location)



IN  $R_d$ , IO  $_{addr}$   $\rightarrow$   $R_d = [addr]$ 

\$0000

\$001F \$0020

\$005F \$0060 32 General

Purpose Registers

64 Standard I/O Registers

> General purpose RAM

(SRAM)

; load an I/O location to the GPR  $(0 \le d \le 31)$ ,  $(00 \le addr \le 63)$  or  $(00_H \le addr \le 3F_H)$ 

The IN instruction tells the CPU to load one byte from an I/O register to the GPR.

; copy the contents of location  $3E_{\rm H}$  (whose data memory address is 0x5E) of the I/O memory into R1

→ R1 = SPH

#### IN instruction (IN from I/O location)

#### **Example:**

IN R19, 0x10 ;load R19 with the contents of location \$10 (R19 = PIND)

; write the equivalent LDS instruction?

To work with the I/O registers more easily, we can use their names instead of their I/O addresses.

✓ IN R19, PIND ; load R19 with PIND

**Example**: Write a program to adds the contents of PIND to PINB, and stores the result in location 0x300 of the data memory:

IN R1,PIND ;load R1 with PIND


IN R2,PINB ;load R2 with PINB

ADD R1, R2 ;R1 = R1 + R2

STS 0x300, R1 ;store R1 to data space location \$300

23

### OUT instruction (Out to I/O location)



(SRAM)

 ${\color{red} \textbf{OUT IO}_{\textbf{Addr}},\,\textbf{Rs}} \quad ; [\text{addr}] = \textbf{Rs}$ 

; store register to I/O location

 $(0 \le s \le 31)$ ,  $(0 \le Addr \le 63)$ 

OUT instruction tells the CPU to store the GPR content to the I/O register.

❖ Example1: OUT 0x3E, R15 ;SPH = R15

**Example2:** The following program copies PINB to PORTC:

IN R20, PINB ; load R20 with the contents of I/O reg PINB

OUT PORTC, R20 ; out R20 to PORTC

#### OUT instruction (Out to I/O location)

your Creativity

#### **Example:**

Read also p67: MOV Rd, Rs

Write a program that **adds** the contents of the **PINC** IO register to the contents of **PIND** and **stores the result** in **location 0x90** of the SRAM

Solution: IN R20,PINC ;R20 = PINC
IN R21,PIND ;R21 = PIND
ADD R20,R21 ;R20 = R20 + R21

STS

**Example:** Write a program to get data from the PINB and send it to the I/O

0x90,R20; [0x90] = R20

register of **PORT C continuously**.

**Solution:** AGAIN: IN R16, PINB ;bring data from PortB into R16

OUT PORTC,R16 ;send it to Port C

JMP AGAIN ;keep doing it forever

COM - Complement instruction

Inleash your Creativity!

#### **COM Rd**

This instruction **complements** (inverts) **the contents of Rd** and places the **result** back **into the same register**.

#### **Example**


Send the value  $01010101_2$  into PORTC. Then invert it before sending it again to PORTC.

LDI R16, 0x55 ;R16 = 0x55

OUT PORTC, R16 ;copy R16 to Port C (PC = 0x55)

COM R16 ;complement R16 (R16 = 0xAA)

OUT PORTC, R16 ;copy R16 to Port C (PC = 0xAA)




### **AVR Status Register (SREG)**

➤ The status register (SREG) in AVR is an 8-bit register. It contains information about the state of the processor.

It is also referred to as the **flag register**.

The bits C, Z, N, V, S, and H are called **conditional flags**, meaning that they indicate some conditions that result after an instruction is executed.








C - Carry flag S - SZ - Zero flag H - F

Z – Zero flag H – Half carry N – Negative flag T – Bit copy storage

V – Overflow flag I – Global Interrupt Enable









Overflow flag (V): Bit 3



This flag is **set** whenever the **result** of a **signed number** operation **is too large**, causing the **high-order bit** to **overflow into the sign bit**.

$$\begin{array}{c}
010000000 = +64 \\
010000001 = +65 \\
100000001 = -127 \\
100000010 = \pm 2
\end{array}$$

Wrong! The answer is incorrect and the sign bit has changed.

In general, the carry flag is used to detect errors in unsigned arithmetic operations while the overflow flag is used to detect errors in signed arithmetic operations.

### **AVR Status Register (SREG)**

Unleash your Creativity!

D7 D0 I T H S V N Z C

Sign flag (S): Bit 4

**Sign flag** is the result of Exclusive-ORing of N and V flags.

$$S = N \oplus V$$

Half carry flag (H): Bit 5

If there is a carry from D3 to D4 during an ADD or SUB operation,

this bit is set; otherwise, it is cleared.



		R20	Н
LDI	R20,0x3F	0011 1111	<b>X</b>
INC	R20	0100 0000	1

This flag bit is used by instructions that perform BCD (binary coded decimal) arithmetic. In some microprocessors this is called the AC flag (Auxiliary Carry flag).

07007070700777707000007007077707070

33

#### **AVR Status Register (SREG)**

Unleash your Creativity!

Example: Show the status of the C, H, and Z flags after the addition of 0x38 and 0x2F in the following instructions:

LDI R16, 0x38 ;R16 = 0x38 LDI R17, 0x2F ;R17 = 0x2F

ADD R16, R17 ;add R17 to R16

Solution:

\$38 0011 1000 + <u>\$2F</u> 0010 1111 \$67 0110 0111

R16 = 0x67

C = 0 because there is no carry beyond the D7 bit.

H = 1 because there is a carry from the D3 to the D4 bit.

Z = 0 because the R16 (the result) has a value other than 0 after the addition.

Unleash your Creativity!

Example: Show the status of the C, H, and Z flags after the addition of 0x9C and 0x64 in the following instructions:

LDI R20, 0x9C LDI R21, 0x64

ADD R20, R21 ;add R21 to R20

Solution:

\$9C 1001 1100 + <u>\$64</u> <u>0110 0100</u>

C = 1 because there is a carry beyond the D7 bit.

H = 1 because there is a carry from the D3 to the D4 bit. Z = 1 because the R20 (the result) has a value 0 in it after the addition.

<mark>roroororoorrrroro</mark>ooroororrrorooro

### **AVR Status Register (SREG)**

Example: Show the status of the C, H, and Z flags after the subtraction of 0x23 from 0xA5 in the following instructions:

LDI R20, 0xA5
LDI R21, 0x23

SUB R20, R21 ; subtract R21 from R20

Solution:

\$A5 1010 0101 - <u>\$23</u> <u>0010 0011</u>

C = 0 because R21 is not bigger than R20 and there is no borrow from D8 bit.

Z = 0 because the R20 has a value other than 0 after the subtraction.

H = 0 because there is no borrow from D4 to D3.

Example: Show the status of the C, H, and Z flags after the subtraction of 0x73 from 0x52 in the following instructions:

> R20, 0x52 LDILDI R21, 0x73

SUB R20, R21 ;subtract R21 from R20


Solution:

0101 0010 \$52 *\$73* 0111 0011

1101 1111 R20 = \$DF\$DF

C = 1 because R21 is bigger than R20 and there is a borrow from D8 bit. Z = 0 because the R20 has a value other than zero after the subtraction.

H = 1 because there is a borrow from D4 to D3.



#### **AVR Status Register (SREG)**

Unleash your Creativity!

Example: Show the status of the C, H, and Z flags after the subtraction of 0x9C from 0x9C in the following instructions:

> LDI R20, 0x9C LDIR21, 0x9C

SUB R20, R21 ;subtract R21 from R20


Solution:

\$9C 1001 1100 1001 1100 \$9C

0000 0000 \$00 R20 = \$00

C = 0 because R21 is not bigger than R20 and there is no borrow from D8 bit. Z = 1 because the R20 is zero after the subtraction.

H = 0 because there is no borrow from D4 to D3.



#### Flag bits and decision making

#### How these flag bits are useful to make decision?

Some instructions in AVR make a conditional jump (branch) based on the status of the flag bits.

Ex:

Table 2-5: AVR Branch (Jump) Instructions Using Flag Bits

THEM ACTIONS	Using Flag Dits
Instruction	Action
BRLO	Branch if C = 1
BRSH	Branch if C = 0
BREQ	Branch if $Z = 1$
BRNE	Branch if $Z = 0$
BRMI	Branch if N = 1
BRPL	Branch if N = 0
BRVS	Branch if V = 1
BRVC	Branch if V = 0

#### **SUB R17,R30**

#### One jump instructions

Branch if Lower.

Branch if Same or Higher.

Branch if Equal.

Branch if Not Equal.

Branch if Minus.

Branch if Plus.

Branch if Overflow Flag is Set.

Branch if Overflow Flag is Cleared.

### **AVR Conditional Jump instructions**

Unleash your Creativity!

Instruction	Abbreviation of	Comment
BREQ /b/	Branch if Equal	Jump to location $lbl$ if $Z = 1$ ,
BRNE <i>lbl</i>	Branch if Not Equal	Jump if $Z = 0$ , to location <i>lbl</i>
BRCS <i>lbl</i> BRLO <i>lbl</i>	Branch if Carry Set Branch if Lower	Jump to location <i>lbl</i> , if C = 1
BRCC <i>lbl</i> BRSH <i>lbl</i>	Branch if Carry Cleared Branch if Same or Higher	Jump to location <i>lbl</i> , if C = 0
BRMI <i>lbl</i>	Branch if Minus	Jump to location lbl, if N = 1
BRPL /b/	Branch if Plus	Jump if N = 0
BRGE /b/	Branch if Greater or Equal	Jump if S = 0
BRLT /b/	Branch if Less Than	Jump if S = 1
BRHS /b/	Branch if Half Carry Set	If H = 1 then jump to /b/
BRHC IbI	Branch if Half Carry Cleared	if H = 0 then jump to lbl
BRTS	Branch if T flag Set	If T = 1 then jump to lbl
BRTC	Branch if T flag Cleared	If T = 0 then jump to lbl
BRIS	Branch if I flag set	If I = 1 then jump to lbl
BRIC	Branch if I flag cleared	If I = 0 then jump to lbl

roroaroro<u>roarriroro</u>oporoororrraneoro

### Example 1

Unleash your Creativity!


- Write a program to increases R22, if R20 = R21.
- Solution:

**NEXT**:

SUB R20,R21 ;Z will be set if R20 == R21

BRNE **NEXT** ;if Not Equal jump to next

INC R22



### Example 2

Unleash your Creativity!

- Write a program that increases R22, if R26 < R24.
- Solution:


SUB R26,R24 ; C will be set if R26 < R24

; C = 0 if R26 >= R24

BRCC L1 ;if Carry cleared jump to L1

INC R22

L1:



#### Example 3

Inleash your Creativity.

• Write a program that **increases R22**, **if** R26 >= R24.

Solution:

SUB R26,R24 ;C will be set if R26 < R24

; C = 0 if R26 >= R24

BRCS L1 ;if Carry set jump to L1

INC R22

L1:

#### Example 4

Unleash your Creativity!

Write a program to stay in the loop testing PINB until it has a value other than zero.


Solution:

**OVER:** IN R20, PINB ; read PINB to R20

TST R20 ; set the flags according to R20

BREQ **OVER** ; jump if R20 is zero (Z=1)

TST instruction: Examine a register and set the flags (Z, N, V & S) according to the contents of the register without performing any arithmetic instruction.



#### Example 5

Inleash your Creativity!

• Write a program to determine if RAM location 0x200 contains the value 0. If so, put 0x55 into it.

#### Solution:

.EQU MYLOC=0x200 LDS R30, MYLOC

TST R30 ;set the flags Z & N

;(Z=1 if R30 has zero value)

BRNE **NEXT** ;branch if R30 is not zero (Z=0) LDI R30, 0x55 ;put 0x55 if R30 has zero value STS MYLOC,R30 ;and store a copy to loc \$200

NEXT: ....

45

\$00

\$79

\$6E

\$50

\$0

\$0

\$1

\$2

At first

Before LDI R16,0xF5

Before LDI R16,0xE2

#### Example 6

Find the sum of the values 0x79, 0xF5, and 0xE2. Put the sum into R20 (low byte) and R21 (high byte)

R20 (low byte)

R20 (low byte)

**Solution:** 

Inleash your Creativity!

LDI R21, 0 ;clear high byte (R21=0)

;clear low byte (R20 = 0)

LDI R20, 0x79 LDI R16, 0xF5

ADD R20, R16 ;R20 = 0x79 + 0xF5 = 0x6E and C = 1

BRCC **next** ;branch if C = 0

INC R21 ;C = 1, increment (now high byte = 1)

next: LDI R16, 0xE2

ADD R20, R16 ;R20 = 0x6E + 0xE2 = 0x50 and C = 1

BRSH **OVER** ; branch if C = 0

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

INC R21 ;C = 1, increment (now high byte = 2)

**OVER**: ;now low byte = 0x50, and high byte = 02



Unleash your Creativity!

```
if (R21 < R20)

R22++;

else

R22--;

R17 ++;
```

LDI R17,5

SUB R21,R20


BRCS IF\_YES

DEC R22

JMP **NEXT** 

IF\_YES: INC R22

**NEXT:** INC R17



1000011 47

### Looping in AVR

Unleash your Creativity!

In the AVR, there are several ways to repeat an operation many times.

One way is to use a **decreasing counter** with **BRNE** instruction.

LDI **Rn**, number of repetitions.

BACK:

```
......;start of the loop
......;body of the loop
.....;body of the loop
```

DEC Rn ;decrease the counter Rn (Z = 1 when Rn = 0)

BRNE **BACK**; Branch to (**BACK**) if Z = 0 i.e **Repeat the loop** 

Prior to the start of the loop, the **Rn** is loaded by the needed number of repetitions.

#### Looping in AVR

Unleash your Creativity.


Write a program that executes the instruction

"ADD R30,R31" 9 times.

Solution:

```
LDI
                R16, 9; R16 = 9
L1:
        ADD
                R30, R31
        DEC
                        ;R16 = R16 - 1
               R16
        BRNE L1
                        ; if Z = 0 jump to L1
```

Note that the last loop can be repeated a maximum of 255 times. (why?)



Looping in AVR

**Example:** Write a program to: - (a) clear R20.

- (b) add 3 to R20 ten times.

Solution:

- (c) send the sum to PORTB.

LDI R16, 10 ;R16 = 10 (decimal) for counter

LDI R20, 0 ;R20 = 0LDI R21, 3 ;R21 = 3

rorouroro<u>rourirroroo</u>goroorgirroiporo

AGAIN: ADD R20, R21 ;add 03 to R20 (R20 = sum)

> DEC R16 ;decrement R16 (counter)

BRNE **AGAIN** ;repeat until COUNT = 0

OUT PORTB,R20 ;send sum to PORTB

### Looping in AVR

Write a program that calculates the result of 9+8+7+...+1

**Solution:** 

Unleash your Creativity

LDI R16, 9 ;R16 = 9


LDI R17, 0 ;R17 = 0

L1: **ADD** R17, R16 ;R17 = R17 + R16

> DEC R16 ;R16 = R16 - 1

**BRNE** L1 ;if Z = 0

;Wait here forever L2: **RJMP** L2



### Looping in AVR

• Write a program that calculates the odd numbers 1+3+5+...+27

**Solution:** 

Unleash your Creativity

LDI R20,0

LDI R16,1

L1: ADD R20,R16

LDI R17,2

ADD R16,R17 ;R16 = R16 + 2

LDI R17,27 ;R17 = 27

SUB R17,R16

BRCC L1 ;if R16 <= 27 jump L1

R20 = R20 + R16 R16 = R16 + 2 R16 <= 27 END

rorouroro<u>rourirroroo</u>goroorgirroiporo

#### Looping in AVR

#### Loop inside a loop

**Example:** Write a program to:

- (a) load the "PORTC" register with the value 0x55.

Solution: - (b) Complement "PORTC" 700 times.

LDI R16, 0x55 ;R16 = 0x55 OUT PORTC, R16 ;PORTC = 0x55

LDI R20, **10** ;load 10 into R20 (outer loop count) **LOP\_2:** LDI R21, **70** ;load 70 into R21 (inner loop count)

LOP\_1: COM R16 ;complement R16

OUT PORTC, R16 ;load PORTC SFR with the complemented value

DEC R21 ;dec R21 (inner loop)
BRNE LOP\_1 ;repeat it 70 times
DEC R20 ;dec R20 (outer loop)
BRNE LOP\_2 ;repeat it 10 times

### Calling a Function

**Example** Toggle all the bits of Port B **every 1sec** by sending to it the values \$55 and \$AA continuously.

**BACK**: LDI R16,0x55 ;load R16 with 0x55 OUT PORTB,R16 ;send 55H to port B

CALL DELAY\_1sec ;time delay

LDI R16,0xAA ;load R16 with 0xAA OUT PORTB,R16 ;send 0xAA to port B

CALL DELAY\_1sec ;time delay

RJMP **BACK** ;keep doing this indefinitely


DELAY\_1sec:

• • • •

RET :return to caller

### Time delay





			machine	cycle
ΣI	R16,	19	1	
ΣI	R20,	95	1	

LDI	R16, 19	1
LDI	R20, 95	1
LDI	R21, 5	1
ADD	R16, R20	1
ADD	R16, R21	1
		5

1 MHZ → instruction cycle =1µsec

Delay =  $5 \times 1 \mu s$ 

8 MHZ → instruction cycle =125nsec \_\_\_

Delay =  $5 \times 125$ ns

10 MHZ → instruction cycle =100nsec =

Delay =  $5 \times 100 \text{ns}$ 

### 

### Time delay

Unleash your Creativity!

NOP = No operation just wastes clock cycles

#### Delay 0.25 sec

		LDI	R17, 200	<u>machine cycle</u>
			R17, 200	1
	11:	LDI	R16, 250	1 x200
I	<b>12:</b>	NOP		1 x 250 x200
		NOP		1 x 250 x200
		DEC	R16	1 x 250 x200
		BRNE	L2	2 x 250 x200
		DEC	R17	1 x200
		BRNE	L1	x200

Crystal frequency =1 MHZ → instruction cycle =1µsec

Delay = 
$$\{1+\frac{[1+(1+1+1+2)x250+1+2]x200}\}$$
 x 1µs=250.8 msec

#### Calling a Function

**Example** Toggle all bits of Port B by sending to it the values \$55 and \$AA

continuously. Put a time delay between each transmitting of data to Port B.

LDI R16,HIGH(RAMEND) :load SPH

OUT SPH,R16

LDI R16,LOW(RAMEND) ;load SPL

OUT SPL,R16

BACK: LDI R16,0x55 ;load R16 with 0x55 OUT

PORTB,R16 ;send 55H to port B

CALL **DELAY** ;time delay

LDI R16,0xAA ;load R16 with 0xAA OUT PORTB,R16 ;send 0xAA to port B

CALL **DELAY** ;time delay

RJMP keep doing this indefinitely BACK

**DELAY**:

LDI R20,0xFF ;R20 = 255,the counter

AGAIN:

NOP ;no operation wastes clock cycles

NOP

R20 DEC

BRNE **AGAIN** repeat until R20 becomes 0

**RET** return to caller;

#### Calling many subroutines from the main program

MAIN:

CALL Delay

CALL SUBR 1

; end of MAIN

how the CPU knows

where to resume when

it returns from the called

subroutine?

Delay:

.... RET

; end of Delay subroutine

SUBR\_1:


.... **RET** 


; end of subroutine 1

CPU store the needed

information in Stack

memory.





RAMEND(suppose \$3FFF)

Memory


000A


000C

000D

POP RO POP R20

L1: RJMP L1





2) SP = SP - 1(SP is decremented by one)

01001010100111101000010101011010010

#### PUSH and POP instruction

#### How stacks are accessed in the AVR?


- Loading of stack content back into one register

is called a **POP**. (opposite process of **pushing**).



; retrieve the data from stack memory back into Rd

;Rd can be any of GPRs (R0-R31).



\$0020





1) Rd = [SP] (Content of the top location in the stack is copied back into the Rd)

2) SP = SP + 1 (SP is incremented by one)



- To execute a call:
  - 1) Address of the next instruction is saved into stack
  - 2) PC is loaded with the appropriate value





CALL, RET instructions and the role of the stack

#### > Call instruction:

- **1-** Push the address of the next instruction onto the stack,
- 2- Decrement the stack pointer.
- **3-** Transfers control to that subroutine.



SP

#### > RET instruction:

1- Copy back the top 2 locations of the stack to the Program Counter PC

(they should contain the address of the instruction below the CALL)

2- Increment the stack pointer.

64

Stack

### Some Instructions Using a GPR as Operand

Instruction	1	
CLR	Rd	Clear Register Rd
INC	Rd	Increment Rd
DEC	Rd	Decrement Rd
COM	Rd	One's Complement Rd
NEG	Rd	Negative (two's complement) Rd
ROL	Rd	Rotate left Rd through carry
ROR	Rd	Rotate right Rd through carry
LSL	Rd	Logical Shift Left Rd
LSR	Rd	Logical Shift Right Rd
ASR	Rd	Arithmetic Shift Right Rd
SWAP	Rd	Swap nibbles in Rd

These instructions operate on a single GPR register and place the result in the same register.



### **ALU Instructions Using Two GPRs**

raraararaarriraraagaraararra

Unleash your Creativity!

Instruction		
ADD	Rd, Rr	ADD Rd and Rr
ADC	Rd, Rr	ADD Rd and Rr with Carry
AND	Rd, Rr	AND Rd with Rr
EOR	Rd, Rr	Exclusive OR Rd with Rr
OR	Rd, Rr	OR Rd with Rr
SBC	Rd, Rr	Subtract Rr from Rd with carry
SUB	Rd, Rr	Subtract Rr from Rd without carry

These instructions operate on two GPR registers of source (Rr) and destination (rd) and then place the result in the destination register (Rd)

For further reading students are referred to:

➤ The AVR Microcontroller and Embedded Systems: Using Assembly and C, Prentice Hall, 2011.

the avr microcontroller and embedded systems using assembly and c





