FujiNet A500 integrated R4 — circuit review; NOT fabrication release

Protected USB input

- 3V3_AON
- VCC1
- VCC2
- GND
- VBUS_C
- VBUS_PROTECTED

File: input.kicad_sch

USB-C power and qualification

- 3V3
- 3V3_AON
- VCC1
- VCC2
- GND
- VBUS_C
- VBUS_PROTECTED

File: power.kicad_sch

USB routing and physical recovery

- 3V3
- VCC1
- VCC2
- ESP_BOOT_N
- ESP_DM
- ESP_DP
- ESP_EN
- GND
- RP_BOOT_N
- RP_DM
- RP_DP
- RP_RUN
- RUN_MODE
- VBUS_C
- VBUS_PROTECTED

File: usb.kicad_sch

RP2350B and support

- 3V3
- ACK_REQ
- BUS_READY
- DATA_DRIVE
- GND
- IRQ_REQ
- RP_BOOT_N
- RP_DM
- RP_DP
- RP_RUN
- Z_A1
- Z_A10
- Z_A11
- Z_A12
- Z_A13
- Z_A14
- Z_A15
- Z_A16
- Z_A17
- Z_A18
- Z_A19
- Z_A2
- Z_A20
- Z_A21
- Z_A22
- Z_A23
- Z_A3
- Z_A4
- Z_A5
- Z_A6
- Z_A7
- Z_A8
- Z_A9
- Z_AS_N
- Z_CFGIN_N
- Z_D0
- Z_D1
- Z_D10
- Z_D11
- Z_D12
- Z_D13
- Z_D14
- Z_D15
- Z_D2
- Z_D3
- Z_D4
- Z_D5
- Z_D6
- Z_D7
- Z_D8
- Z_D9
- Z_IO_N
- Z_READ
- Z_WE_N

File: rp.kicad_sch

ESP32-S3 module and microSD

- 3V3
- ESP_BOOT_N
- ESP_DM
- ESP_DP
- ESP_EN
- GND

File: esp.kicad_sch

A500 socket and input buffers

- 3V3
- AMIGA_5V
- AMIGA_A0
- AMIGA_A1
- AMIGA_A10
- AMIGA_A11
- AMIGA_A12
- AMIGA_A13
- AMIGA_A14
- AMIGA_A15
- AMIGA_A2
- AMIGA_A3
- AMIGA_A4
- AMIGA_A5
- AMIGA_A6
- AMIGA_A7
- AMIGA_A8
- AMIGA_A9
- AMIGA_BERR_N
- AMIGA_CFGIN_N
- AMIGA_IPL0_N
- AMIGA_RESET_N
- Z_A0
- Z_A10
- Z_A11
- Z_A12
- Z_A13
- Z_A14
- Z_A15
- Z_A16
- Z_A17
- Z_A18
- Z_A19
- Z_A2
- Z_A20
- Z_A21
- Z_A22
- Z_A23
- Z_A3
- Z_A4
- Z_A5
- Z_A6
- Z_A7
- Z_A8
- Z_A9
- Z_AS_N
- Z_CFGIN_N
- Z_IPL_N
- Z_READ
- Z_UDS_N

- AMIGA_BERR_N
- AMIGA_BERR_N_C
- AMIGA_STACK_N
- AMIGA_STACK_N_C
- AMIGA_RESET_N
- AMIGA_RESET_N_C

File: address.kicad_sch

Independent byte-lane data buffers

- 3V3
- AMIGA_D0
- AMIGA_D1
- AMIGA_D10
- AMIGA_D11
- AMIGA_D12
- AMIGA_D13
- AMIGA_D14
- AMIGA_D15
- AMIGA_D2
- AMIGA_D3
- AMIGA_D4
- AMIGA_D5
- AMIGA_D6
- AMIGA_D7
- AMIGA_D8
- AMIGA_D9
- DIR_HI_N
- DIR_LO_N
- OE_HI_N
- OE_LO_N
- Z_D0
- Z_D1
- Z_D10
- Z_D11
- Z_D12
- Z_D13
- Z_D14
- Z_D15
- Z_D2
- Z_D3
- Z_D4
- Z_D5
- Z_D6
- Z_D7
- Z_D8
- Z_D9

- 3V3_BUS
- BUS_DISABLE

File: data.kicad_sch

Hardware bus interlocks

- 3V3
- ACK_REQ
- BUS_READY
- DATA_DRIVE
- GND
- HOST_BERR_N
- HOST_RESET_N
- IRQ_REQ
- OE_HI_N
- OE_LO_N
- OE_HI_N
- OE_LO_N
- Z_A19
- Z_A20
- Z_A21
- Z_A22
- Z_A23
- Z_AS_N
- Z_UDS_N
- Z_READ
- Z_UDS_N

- ACK_REQ_C
- BUS_ARM
- BUS_ARM_C
- BUS_FIRMT
- BUS_READY_C
- DATA_DRIVE_C
- IRQ_REQ_C
- IRQ_SINK
- RP_RUN_C
- RUN_MODE_C
- WAIT_SINK


File: control.kicad_sch


Host interface power guard

- 3V3
- 3V3_BUS
- ACK_REQ
- ACK_REQ_C
- AMIGA_5V
- AMIGA_BERR_N
- AMIGA_BERR_N_C
- AMIGA_STACK_N
- AMIGA_STACK_N_C
- AMIGA_INT2_N
- AMIGA_RESET_N
- AMIGA_RESET_N_C
- AMIGA_VBDY
- BUS_ARM
- BUS_ARM_C
- BUS_DISABLE
- BUS_FIRMT
- BUS_READY
- BUS_READY_C
- DATA_DRIVE
- DATA_DRIVE_C
- GND
- IRQ_REQ
- IRQ_REQ_C
- IRQ_SINK
- RP_RUN
- RP_RUN_C
- RUN_MODE
- RUN_MODE_C
- WAIT_SINK


File: esp.kicad_sch

USB VBUS -> current/voltage protection -> reverse-blocking ideal diode -> AON and qualified main supply.
















681R: nominal 1.337A limit. OVLO nominal 5.688V. Latch-off thermal fault: unplug USB to recover.

No Amiga supply connection. E-fuse pad/package and fast overvoltage transient review required before layout.




FujiNet NIO

Sheet: /Protected USB input/
File: input.kicad_sch

Title: Protected USB input

Size: A2	Date: 2026-11-09	**Rev: R4 candidate**
KiCad E.D.A. 10.0.7		Id: 2/10


N16R8 module includes flash, PSRAM, crystal and RF. IO35/36/37 are reserved for octal PSRAM.























Antenna at enclosure/PCB edge; apply Espressif all-layer antenna keepout before PCB placement.

FujiNet NIO
Sheet: /ESP32-S3 module and microSD/
File: esp.kicad_sch
Title: ESP32-S3 module and microSD
Size: A1 | Date: 2026-11-09 | **Rev: R4 candidate**
KiCad E.D.A. 10.0.7 | Id: 3/10
















































































Sheet: /Host interface power guard/
File: guard.kicad_sch

Title: guard


Size: A1	Date:	Rev:
KiCad E.D.A. 10.0.7		Id: 4/10


USB-C sink only. >=1.5 A advertised required. No Amiga supply connection to these rails.











POWER REVIEW OPEN: CC downgrade, input protection and thermal/capacitor derating, Not fabrication-ready.










FujiNet NIO
Sheet: /USB-C power and qualification/
File: power.kicad_sch
Title: USB-C power and qualification
Size: A1 Date: 2026-11-09 **Rev: R4 candidate**
KiCad E.D.A. 10.0.7 Id: 5/10


B6-contact A500 socket: NOT the existing male PCB-edge footprint. No A2000 SLAVE/CFGOUT here.



AMIGA_5V
GND
AMIGA_INT2_N
AMIGA_RESET_N
AMIGA_BERR_N
AMIGA_DTACK_N
AMIGA_READ
AMIGA_LDS_N
AMIGA_UDS_N
AMIGA_AS_N
AMIGA_XRDY
+5V
+5V
-12V
+12V
GND
GND
GND

Shared USB: cold mode changes only. Unplug power before moving the single MODE shunt.




































Physical recovery: selected BOOT held low, peer held RESET. SW1/SW3 are independent resets.


FujiNet NIO
Sheet: /USB routing and physical recovery/
File: usb.kicad_sch


Title: USB routing and physical recovery


Size: A2	Date: 2026-11-09	**Rev: R4 candidate**
KiCad E.D.A. 10.0.7		Id: 7/10


Upper row: RP -> Amiga, Lower row: Amiga -> RP. Byte enables independent; hardware read/write qualification.














PIO: preload read data/direction, pulse DATA_DRIVE, settle, pulse ACK_REQ. Return GPIO to input between cycles.


FujiNet NIO
Sheet: /Independent byte-lane data buffers/
File: data.kicad_sch
Title: Independent byte-lane data buffers
Size: A1 Date: 2026-11-09 Rev: R4 candidate
KiCad E.D.A. 10.0.7 Id: 8/10

48 GPIO: address/data/control only; USB and SWD dedicated pads. GPIO45 IRQ; GPIO46 BUS_READY.




















Core regulator placement MUST follow Raspberry Pi reference, including marked inductor orientation.





C26–C36: IOVDD/ADC/USB/QSPI decoupling. C37–C39: DVDD. Place at corresponding package pads.



FujiNet NIO
Sheet: /RP2350B and support/
File: rp.kicad_sch

Title: RP2350B and support

Size: A2	Date: 2026-11-09	**Rev: R4 candidate**
KiCad E.D.A. 10.0.7		Id: 9/10

Host monitor: 0.405V x 11 = 4.455V nominal trip: CT open = 20ms release delay. No host supply drawn for operation.

BUS ARM (normally OPEN)

3V3
BUS_ARM
J30

BUS_ARM
R35
10k
3V3
3V3
3V3
3V3

3V3
100n
C70
DNI

3V3
100n
C73
DNI

3V3
100n
C75
DNI

3V3
100n
C80
DNI

SN74LVC1G10DBVR
U72
3V3
READ_DRIVE
IO_ACTIVE
TX_IO_N
100n
C81
DNI

SN74LVC1G10DBVR
U73
3V3
READ_DRIVE
HI_ACTIVE
TX_HI_N
100n
C82
DNI

SN74LVC1G10DBVR
U77
3V3
WRITE_RECEIVE
IO_ACTIVE
RX_IO_N
100n
C86
DNI

SN74LVC1G10DBVR
U78
3V3
WRITE_RECEIVE
HI_ACTIVE
RX_HI_N
100n
C87
DNI

SN74LVC1G08DBVR
U82
SAFE
IRQ_REQ_C
IRQ_SINK
100n
C91
DNI

SN74LVC1G32DBVR
U79
IO_ACTIVE
HI_ACTIVE
ANY_LANE
100n
C88
DNI

SN74LVC1G74DCUR
U83
ANY_LANE
ACK_REQ_C
WAIT_PENDING
100n
C93
DNI

SN74LVC1G08DBVR
U85
SAFE_BASE
HOST_BERR_N
SAFE
100n
C94
DNI

SN74LVC1G74DCUR
U84
3V3
DATA_DRIVE_C
DATA_VALID
100n
C95
DNI

3V3
ACK_REQ
ACK_REQ

3V3
IDBUS_READY
IDATA_DRIVE
GND
IHOST_BERR_N
IHOST_RESET_N
IRQ_REQ
BUS_READY
DATA_DRIVE
GND
HOST_BERR_N
HOST_RESET_N
IRQ_REQ

IRX_HI_N
IRX_IO_N
ITX_HI_N
ITX_IO_N
Z_A19
Z_A20
Z_A21
Z_A22
Z_A23
Z_AS_N
Z_IOS_N
Z_READ
Z_UDS_N
RX_HI_N
RX_IO_N
TX_HI_N
TX_IO_N
Z_A19
Z_A20
Z_A21
Z_A22
Z_A23
Z_AS_N
Z_IOS_N
Z_READ
Z_UDS_N

IACK_REQ_C
IBUS_ARM
IBUS_ARM_C
IBUS_PERMIT
IBUS_READY_C
IDATA_DRIVE_C
IRQ_REQ_C
IRQ_SINK
IRP_RUN_C
IRUN_MODE_C
IWAIT_SINK
ACK_REQ_C
BUS_ARM
BUS_ARM_C
BUS_PERMIT
BUS_READY_C
DATA_DRIVE_C
IRQ_REQ_C
IRQ_SINK
RP_RUN_C
RUN_MODE_C
WAIT_SINK

3V3
U61
BUS_PERMIT
BUS_PERMIT
HOST_RESET_C
RP_RUN_C_3
RUN_MODE_C
BUS_ARM_P
SAFE_POWER
SAFE_MODE
SAFE_BASE
BUS_READY_C
SAFE_POWER
SAFE_MODE
SAFE_BASE
SN74LVC11APWR

3V3
U66
Z_A23
Z_A22
Z_A21
IO_TOP
A20_LOW
Z_A19
SAFE
AS_ACTIVE
IO_WINDOW
IO_TOP
IO_WINDOW
CYCLE_OK
SN74LVC11APWR

3V3
U71
CYCLE_OK_1
Z_READ
DATA_VALID
CYCLE_OK_3
WRITE_CYCLE
DATA_RECEIVE
CYCLE_OK_5
WAIT_PENDING
READ_DRIVE
WRITE_RECEIVE
WAIT_SINK
SN74LVC11APWR

3V3
U64
Z_AS_N
Z_A20
Z_IOS_N
Z_IOS_N
Z_READ
DATA_VALID
AS_ACTIVE
A20_LOW
IO_ACTIVE
HI_ACTIVE
WRITE_CYCLE
DATA_RECEIVE
SN74LVC1G08A4PW

XRDY wait starts in hardware for EB0000–EFFFFF; rising ACK_REQ releases this cycle. No local DTACK driver.

U84/U86 clear between cycles: stale ACK/DATA_DRIVE cannot carry into next cycle. BERR disables all outputs.

3V3
R45
4k7
R46
4k7
R47
4k7
R48
4k7
R49
4k7
R50
4k7
RN5
CTX16-10G74LF

FujiNet NIO
Sheet: /Hardware bus interlocks/
File: control.kicad_sch
Title: Hardware bus interlocks
Size: A1 | Date: 2026-11-09
KiCad E.D.A. 10.0.7
Rev: R4 candidate
Id: 10/10