SOLUTIONS

CHAPTER 1

Exercise 1.1

- (a) Biologists study cells at many levels. The cells are built from organelles such as the mitochondria, ribosomes, and chloroplasts. Organelles are built of macromolecules such as proteins, lipids, nucleic acids, and carbohydrates. These biochemical macromolecules are built simpler molecules such as carbon chains and amino acids. When studying at one of these levels of abstraction, biologists are usually interested in the levels above and below: what the structures at that level are used to build, and how the structures themselves are built.
- (b) The fundamental building blocks of chemistry are electrons, protons, and neutrons (physicists are interested in how the protons and neutrons are built). These blocks combine to form atoms. Atoms combine to form molecules. For example, when chemists study molecules, they can abstract away the lower levels of detail so that they can describe the general properties of a molecule such as benzene without having to calculate the motion of the individual electrons in the molecule.

Exercise 1.2

(a) Automobile designers use hierarchy to construct a car from major assemblies such as the engine, body, and suspension. The assemblies are constructed from subassemblies; for example, the engine contains cylinders, fuel injectors, the ignition system, and the drive shaft. Modularity allows components to be swapped without redesigning the rest of the car; for example, the seats can be cloth, leather, or leather with a built in heater depending on the model of the vehicle, so long as they all mount to the body in the same place. Regularity involves the use of interchangeable parts and the sharing of parts between different vehicles; a 65R14 tire can be used on many different cars.

(b) Businesses use hierarchy in their organization chart. An employee reports to a manager, who reports to a general manager who reports to a vice president who reports to the president. Modularity includes well-defined interfaces between divisions. The salesperson who spills a coke in his laptop calls a single number for technical support and does not need to know the detailed organization of the information systems department. Regularity includes the use of standard procedures. Accountants follow a well-defined set of rules to calculate profit and loss so that the finances of each division can be combined to determine the finances of the company and so that the finances of the company can be reported to investors who can make a straightforward comparison with other companies.

Exercise 1.3

Ben can use a hierarchy to design the house. First, he can decide how many bedrooms, bathrooms, kitchens, and other rooms he would like. He can then jump up a level of hierarchy to decide the overall layout and dimensions of the house. At the top-level of the hierarchy, he material he would like to use, what kind of roof, etc. He can then jump to an even lower level of hierarchy to decide the specific layout of each room, where he would like to place the doors, windows, etc. He can use the principle of regularity in planning the framing of the house. By using the same type of material, he can scale the framing depending on the dimensions of each room. He can also use regularity to choose the same (or a small set of) doors and windows for each room. That way, when he places a new door or window he need not redesign the size, material, layout specifications from scratch. This is also an example of modularity: once he has designed the specifications for the windows in one room, for example, he need not respecify them when he uses the same windows in another room. This will save him both design time and, thus, money. He could also save by buying some items (like windows) in bulk.

Exercise 1.4

An accuracy of \pm 50 mV indicates that the signal can be resolved to 100 mV intervals. There are 50 such intervals in the range of 0-5 volts, so the signal represents $\log_2 50 = 5.64$ bits of information.

Exercise 1.5

(a) The hour hand can be resolved to 12 * 4 = 48 positions, which represents $\log_2 48 = 5.58$ bits of information. (b) Knowing whether it is before or after noon adds one more bit.

Exercise 1.6

Each digit conveys $\log_2 60 = 5.91$ bits of information. $4000_{10} = 1.640_{60}$ (1 in the 3600 column, 6 in the 60's column, and 40 in the 1's column).

Exercise 1.7

 $2^{16} = 65.536$ numbers.

Exercise 1.8

$$2^{32}$$
-1 = 4.294.967.295

Exercise 1.9

(a)
$$2^{16}$$
-1 = 65535; (b) 2^{15} -1 = 32767; (c) 2^{15} -1 = 32767

Exercise 1.10

(a)
$$2^{32}$$
-1 = 4,294,967,295; (b) 2^{31} -1 = 2,147,483,647; (c) 2^{31} -1 = 2,147,483,647

Exercise 1.11

(a) 0; (b)
$$-2^{15} = -32768$$
; (c) $-(2^{15}-1) = -32767$

Exercise 1.12

(a) 0; (b)
$$-2^{31} = -2.147.483.648$$
; (c) $-(2^{31}-1) = -2.147.483.647$;

Exercise 1.13

(a) 10; (b) 54; (c) 240; (d) 2215

Exercise 1.14

(a) 14; (b) 36; (c) 215; (d) 15,012

Exercise 1.15

(a) A; (b) 36; (c) F0; (d) 8A7

Exercise 1.16

(a) E; (b) 24; (c) D7; (d) 3AA4

Exercise 1.17

(a) 165; (b) 59; (c) 65535; (d) 3489660928

Exercise 1.18

(a) 78; (b) 124; (c) 60,730; (d) 1,077,915, 649

Exercise 1.19

- (a) 10100101; (b) 00111011; (c) 11111111111111;

Exercise 1.20

Exercise 1.21

Exercise 1.22

(a) -2(-8+4+2 = -2 or magnitude = 0001+1 = 0010: thus, -2); (b) -29(-32+2+1=-29 or magnitude = 011100+1 = 011101: thus, -29); (c) 78; (d) -75

Exercise 1.23

(a) -2; (b) -22; (c) 112; (d) -31

Exercise 1.24

(a) -6; (b) -3; (c) 78; (d) -53

Exercise 1.25

(a) 101010; (b) 111111; (c) 11100101; (d) 1101001101

```
Exercise 1.26
```

(a) 1110; (b) 110100; (c) 101010011; (d) 1011000111

Exercise 1.27

(a) 2A; (b) 3F; (c) E5; (d) 34D

Exercise 1.28

(a) E; (b) 34; (c) 153; (d) 2C7;

Exercise 1.29

(a) 00101010; (b) 11000001; (c) 01111100; (d) 10000000; (e) overflow

Exercise 1.30

(a) 00011000; (b) 11000101; (c) overflow; (d) overflow; (e) 01111111\

Exercise 1.31

00101010; (b) 101111111; (c) 01111100; (d) overflow; (e) overflow

Exercise 1.32

(a) 00011000; (b) 10111011; (c) overflow; (d) overflow; (e) 01111111

Exercise 1.33

(a) 00000101; (b) 11111010

Exercise 1.34

(a) 00000111; (b) 11111001

Exercise 1.35

(a) 00000101; (b) 00001010

Exercise 1.36

(a) 00000111; (b) 00001001

(a) 52; (b) 77; (c) 345; (d) 1515

Exercise 1.38

(a) 0o16; (b) 0o64; (c) 0o339; (d) 0o1307

Exercise 1.39

(a) 100010_2 , 22_{16} , 34_{10} ; (b) 110011_2 , 33_{16} , 51_{10} ; (c) 010101101_2 , AD_{16} , 173_{10} ; (d) 011000100111_2 , 627_{16} , 1575_{10}

Exercise 1.40

(a) 0b10011; 0x13; 19; (b) 0b100101; 0x25; 37; (c) 0b11111001; 0xF9; 249; (d) 0b10101110000; 0x570; 1392

Exercise 1.41

15 greater than 0, 16 less than 0; 15 greater and 15 less for sign/magnitude

Exercise 1.42

(26-1) are greater than 0; 26 are less than 0. For sign/magnitude numbers, (26-1) are still greater than 0, but (26-1) are less than 0.

Exercise 1.43

4,8

Exercise 1.44

8

Exercise 1.45

5,760,000

Exercise 1.46

 $(5 \times 109 \text{ bits/second})(60 \text{ seconds/minute})(1 \text{ byte/8 bits}) = 3.75 \times 1010 \text{ bytes}$

Exercise 1.47

46.566 gigabytes

SOLUTIONS


Exercise 1.48

2 billion


Exercise 1.49

128 kbits

Exercise 1.50



Exercise 1.51



Exercise 1.52

(a) 1101; (b) 11000 (overflows)

(a) 11011101; (b) 110001000 (overflows)

Exercise 1.54

(a) 11012, no overflow; (b) 10002, no overflow

Exercise 1.55

(a) 11011101; (b) 110001000

Exercise 1.56

```
(a) 010000 + 001001 = 011001;
```

- (b) 011011 + 011111 = 111010 (overflow);
- (c) 111100 + 010011 = 001111;
- (d) 000011 + 100000 = 100011;
- (e) 110000 + 110111 = 100111;
- (f) 100101 + 100001 = 000110 (overflow)

Exercise 1.57

- (a) 000111 + 001101 = 010100
- (b) 010001 + 011001 = 101010, overflow
- (c) 100110 + 001000 = 101110
- (d) 011111 + 110010 = 010001
- (e) 101101 + 101010 = 010111, overflow
- (f) 111110 + 100011 = 100001

Exercise 1.58

(a) 10; (b) 3B; (c) E9; (d) 13C (overflow)

Exercise 1.59

(a) 0x2A; (b) 0x9F; (c) 0xFE; (d) 0x66, overflow

Exercise 1.60

```
(a) 01001 - 00111 = 00010; (b) 01100 - 01111 = 11101; (c) 11010 - 01011 = 01111; (d) 00100 - 11000 = 01100
```

```
(a) 010010 + 110100 = 000110; (b) 011110 + 110111 = 010101; (c) 100100 + 111101 = 100001; (d) 110000 + 101011 = 011011, overflow
```

Exercise 1.62

(a) 3; (b)
$$011111111$$
; (c) $000000000_2 = -127_{10}$; $111111111_2 = 128_{10}$

Exercise 1.63



Exercise 1.64

(a) 001010001001; (b) 951; (c) 1000101; (d) each 4-bit group represents one decimal digit, so conversion between binary and decimal is easy. BCD can also be used to represent decimal fractions exactly.

Exercise 1.65

- (a) 0011 0111 0001
- (b) 187
- (c) 95 = 10111111
- (d) Addition of BCD numbers doesn't work directly. Also, the representation doesn't maximize the amount of information that can be stored; for example 2 BCD digits requires 8 bits and can store up to 100 values (0-99) unsigned 8-bit binary can store 28 (256) values.

Exercise 1.66

Three on each hand, so that they count in base six.

Exercise 1.67

Both of them are full of it. $42_{10} = 101010_2$, which has 3 1's in its representation.

Exercise 1.68

Both are right.

```
void main(void)
{
  char bin[80];
  int i = 0, dec = 0;


  printf("Enter binary number: ");
  scanf("%s", bin);

  while (bin[i] != 0) {
    if (bin[i] == '0') dec = dec * 2;
    else if (bin[i] == '1') dec = dec * 2 + 1;
    else printf("Bad character %c in the number.\n", bin[i]);
    i = i + 1;
  }
  printf("The decimal equivalent is %d\n", dec);
}
```

Exercise 1.70

```
/\star This program works for numbers that don't overflow the
  range of an integer. */
#include <stdio.h>
void main (void)
  int b1, b2, digits1 = 0, digits2 = 0;
  char num1[80], num2[80], tmp, c;
  int digit, num = 0, j;
  printf ("Enter base #1: "); scanf("%d", &b1);
  printf ("Enter base #2: "); scanf("%d", &b2);
  printf ("Enter number in base %d ", b1); scanf("%s", num1);
  while (num1[digits1] != 0) {
     c = num1[digits1++];
     if (c >= 'a' && c <= 'z') c = c + 'A' - 'a';
     if (c >= '0' && c <= '9') digit = c - '0';
     else if (c >= 'A' && c <= 'F') digit = c - 'A' + 10;
     else printf("Illegal character %c\n", c);
     if (digit >= b1) printf("Illegal digit %c\n", c);
     num = num * b1 + digit;
  while (num > 0) {
     digit = num % b2;
     num = num / b2;
     num2[digits2++] = digit < 10 ? digit + '0' : digit + 'A' -
10;
  num2[digits2] = 0;
  for (j = 0; j < digits2/2; j++) { // reverse order of digits
     tmp = num2[j];
     num2[j] = num2[digits2-j-1];
     num2[digits2-j-1] = tmp;
  }
  printf("The base %d equivalent is %s\n", b2, num2);
```

OF A B C	R3 A+B	- Y +C	ABC Y	XOI 		r OC		A B C D		OR4 →- 3⊕ C	Y	
A B	С	Y	Α	В	С	Y		Α	С	В	D	Υ
0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1	0 1 0 1 0 1 0 1	0 1 1 1 1 1 1 1	0 0 0 0 1 1 1 1 1 (b)	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	0 1 1 0 1 0 0 1	(c)	0 0 0 0 0 0 0 0 0 1 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1	1 0 0 1 0 1 1 0 0 1 1 0 1 0 1 0 1



Exercise 1.73

Α	В	С	Υ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Exercise 1.74

Α	В	С	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Exercise 1.75

Α	В	С	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Α	в	Υ	Α	В	Y		Α	В	Y	Α	В	Y
0	0	0	0	0	1		0	0	0	 0	0	1
0	1	0	0	1	0		0	1	1	0	1	1
1	0	0	1	0	0		1	0	0	1	0	0
1	1	0	1	1	0		1	1	0	1	1	0
Z	Zero		Α	NOR	В			$\overline{A}B$		١	NOT A	4
												1
A	В	Υ	<u> </u>	В	Y		Α	В	Υ	 Α	В	Υ
0	0	0	0	0	1		0	0	0	0	0	1
0	1	0	0	1	0		0	1	1	0	1	1 1
1 1	0	1	1 1	0	1		1 1	0	1 0	1 1	0 1	0
	'	U		1	'		Τ	1			- 1	•
	$A\overline{B}$		1	I TOV	3			XOR		1	NANE)
					ı							1
_ A	В	Υ	A_	В	Υ	_	Α	В	Y	 Α	В	Y
0	0	0	0	0	1		0	0	0	0	0	1
0	1	0	0	1	0		0	1	1	0	1	1
1	0	0	1	0	0		1	0	0	1	0	0 1
1	1	1	1	1	1		1	1	1	1	1	•
Α	AND)	XNOF	?			В		-	Ā + B	1
					ı				ı			ı
A	В	Υ	A	В	Υ		Α	В	Y	 Α	В	Υ
0	0	0	0	0	1		0	0	0	0	0	1
0	1	0	0	1	0		0	1	1	0	1	1
1	0	1 1	1 1	0	1		1	0	1	1	0	1 1
1		7	7	1	1 1		1	1	1 1	1	1	1
	1	_		т А + Е	•				-	_	- 1	•

Exercise 1.77

$$2^{2^N}$$

Exercise 1.78

$$V_{IL} = 2.5; \ V_{IH} = 3; \ V_{OL} = 1.5; \ V_{OH} = 4; \ NM_L = 1; \ NM_H = 1$$

Exercise 1.79

No, there is no legal set of logic levels. The slope of the transfer characteristic never is better than -1, so the system never has any gain to compensate for noise.

$$V_{IL} = 2; \ V_{IH} = 4; \ V_{OL} = 1; \ V_{OH} = 4.5; \ NM_L = 1; \ NM_H = 0.5$$

Exercise 1.81

The circuit functions as a buffer with logic levels V_{IL} = 1.5; V_{IH} = 1.8; V_{OL} = 1.2; V_{OH} = 3.0. It can receive inputs from LVCMOS and LVTTL gates because their output logic levels are compatible with this gate's input levels. However, it cannot drive LVCMOS or LVTTL gates because the 1.2 V_{OL} exceeds the V_{IL} of LVCMOS and LVTTL.


Exercise 1.82

(a) AND gate; (b)
$$V_{IL} = 1.5$$
; $V_{IH} = 2.25$; $V_{OL} = 0$; $V_{OH} = 3$


Exercise 1.83


(a) XOR gate; (b)
$$V_{IL} = 1.25$$
; $V_{IH} = 2$; $V_{OL} = 0$; $V_{OH} = 3$

Exercise 1.84



Exercise 1.85






Exercise 1.87


XOR

Α	В	Υ
0	0	0
0	1	1
1	0	1
1	1	0


Exercise 1.88

Exercise 1.89





Question 1.1



Question 1.2

4 times. Place 22 coins on one side and 22 on the other. If one side rises, the fake is on that side. Otherwise, the fake is among the 20 remaining. From the group containing the fake, place 8 on one side and 8 on the other. Again, identify which group contains the fake. From that group, place 3 on one side and 3 on the other. Again, identify which group contains the fake. Finally, place 1 coin on each side. Now the fake coin is apparent.

Question 1.3

17 minutes: (1) designer and freshman cross (2 minutes); (2) freshman returns (1 minute); (3) professor and TA cross (10 minutes); (4) designer returns (2 minutes); (5) designer and freshman cross (2 minutes).

CHAPTER 2

Exercise 2.1

(a)
$$Y = \overline{AB} + AB + AB$$

(b)
$$Y = \overline{ABC} + ABC$$

(c)
$$Y = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$Y = \overrightarrow{ABCD} + \overrightarrow{ABCD}$$

$$Y = \overrightarrow{ABCD} + \overrightarrow{ABCD}$$

Exercise 2.2

(a)
$$Y = \overline{A}B + A\overline{B} + AB$$

(b)
$$Y = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C} + AB\overline{C}$$

(c)
$$Y = \overline{ABC} + AB\overline{C} + ABC$$

(d)
$$Y = \overline{ABCD} + \overline{ABCD}$$

(e)
$$Y = \overline{ABCD} + \overline{ABCD} + \overline{ABCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD} + A\overline{BCD}$$

(a)
$$Y = (A + \overline{B})$$

SOLUTIONS chapter 2

(b)
$$Y = (A + B + \overline{C})(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + B + C)(\overline{A} + B + \overline{C})(\overline{A} + \overline{B} + C)$$
(c)
$$Y = (A + B + \overline{C})(A + \overline{B} + \overline{C})(\overline{A} + \overline{B} + C)$$
(d)
$$Y = (A + \overline{B} + C + D)(A + \overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)(A + \overline{B} + \overline{C} + \overline{D})(\overline{A} + B + C + \overline{D})$$
(A + B + C + D)(A + B + C + D)(A + B + C + D)(A + B + C + D)
(e)
$$Y = (A + B + C + \overline{D})(A + B + \overline{C} + D)(A + \overline{B} + C + D)(A + \overline{B} + \overline{C} + \overline{D})(\overline{A} + B + C + D)$$
(A + B + C + D)(A + B + C + D)(A + B + C + D)

Exercise 2.4

(a)
$$Y = A + B$$

(b) $Y = (A + B + C)(\overline{A} + B + \overline{C})(\overline{A} + \overline{B} + \overline{C})$
(c) $Y = (A + B + C)(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + B + C)(\overline{A} + B + \overline{C})$
(d) $Y = (A + B + C + \overline{D})(A + \overline{B} + C + D)(A + \overline{B} + C + \overline{D})(\overline{A} + B + C + \overline{D})$
 $(\overline{A} + B + \overline{C} + \overline{D})(\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + \overline{C} + D)$
(e) $Y = (A + B + C + D)(A + B + C + \overline{D})(A + B + \overline{C} + D)(A + \overline{B} + C + D)$
 $(A + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + \overline{C} + D)$
 $(A + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + C + D)(\overline{A} + \overline{B} + \overline{C} + D)$

Exercise 2.5

(a) Y = A + B

(b)
$$Y = \overline{ABC} + ABC$$

(c) $Y = \overline{AC} + A\overline{B} + AC$
(d) $Y = \overline{AB} + \overline{BD} + AC\overline{D}$
(e) $Y = \overline{ABCD} + \overline{ABCD}$

(a)
$$Y = A + B$$

(b)
$$Y = A\overline{C} + \overline{A}C + B\overline{C}$$
 or $Y = A\overline{C} + \overline{A}C + \overline{A}B$


(c)
$$Y = AB + \overline{A}\overline{B}C$$

(d)
$$Y = BC + \overline{B}\overline{D}$$


(e)
$$Y = A\overline{B} + \overline{A}BC + \overline{A}CD$$
 or $Y = A\overline{B} + \overline{A}BC + \overline{B}CD$

Exercise 2.7


(a)




(b)




(c)




(d)











Exercise 2.8

















Exercise 2.9




(c)




(d)






Exercise 2.10




Exercise 2.11


(a)




(b)




(c)




(d)



(e)





Exercise 2.13

(a)
$$Y = AC + \overline{B}C$$

(b) $Y = \overline{A}$

(b)
$$Y = \overline{A}$$

(c)
$$Y = \overline{A} + \overline{B} \overline{C} + \overline{B} \overline{D} + BD$$


(a)
$$Y = \overline{A}B$$

(b)
$$Y = \overline{A} + \overline{B} + \overline{C} = \overline{ABC}$$

(c)
$$Y = A(\overline{B} + \overline{C} + \overline{D}) + \overline{B}\overline{C}\overline{D} = A\overline{B}\overline{C}\overline{D} + \overline{B}\overline{C}\overline{D}$$

Exercise 2.15


(a)



(b)



(c)



Exercise 2.16

Exercise 2.17


(c)

(a)
$$Y = B + \overline{AC}$$



(b)
$$Y = \overline{A}B$$

(c)
$$Y = A + \overline{BC} + \overline{DE}$$



Exercise 2.18


(a)
$$Y = \overline{B} + C$$

(b)
$$Y = (A + \overline{C})D + B$$

(c)
$$Y = B\overline{D}E + BD(\overline{A \oplus C})$$


Exercise 2.19

4 gigarows = 4×2^{30} rows = 2^{32} rows, so the truth table has 32 inputs.



Exercise 2.21

Ben is correct. For example, the following function, shown as a K-map, has two possible minimal sum-of-products expressions. Thus, although $A\overline{CD}$ and $B\overline{CD}$ are both prime implicants, the minimal sum-of-products expression does not have both of them.



Exercise 2.22

(a)

(b)

В	С	D	$(B \bullet C) + (B \bullet D)$	B•(C + D)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

(c)


В	С	$(B \bullet C) + (B \bullet \overline{C})$
0	0	0
0	1	0
1	0	1
1	1	1


Exercise 2.23


B_2	B_1	B_0	$\overline{B_2 \bullet B_1 \bullet B_0}$	$\overline{B}_2 + \overline{B}_1 + \overline{B}_0$
0	0	0	1	1
0	0	1	1	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0


Exercise 2.24

$$Y = \overline{A}D + A\overline{B}C + A\overline{C}D + ABCD$$
$$Z = A\overline{C}D + BD$$











$$Y = (\overline{A} + \overline{B})(\overline{C} + \overline{D}) + \overline{E}$$

Exercise 2.27




Exercise 2.28

Two possible options are shown below:



Exercise 2.29

Two possible options are shown below:



Exercise 2.30


Option (a) could have a glitch when A=1, B=1, C=0, and D transitions from 1 to 0. The glitch could be removed by instead using the circuit in option (b).

Option (b) does not have a glitch. Only one path exists from any given input to the output.

Exercise 2.31

$$Y = \overline{A}D + A\overline{B}\overline{C}\overline{D} + BD + CD = A\overline{B}\overline{C}\overline{D} + D(\overline{A} + B + C)$$


Exercise 2.32




Exercise 2.33

The equation can be written directly from the description:

$$E = S\overline{A} + AL + H$$



$$S_c = \overline{D}_3 D_0 + \overline{D}_3 D_2 + \overline{D}_2 \overline{D}_1$$



S _d D ₃				
$D_{1:0}$	^{3:2} 00	01	11	10
00	1	0	0	1
01	0	1	0	0
11	1	0	0	0
10	1	1	0	0


$$S_f = \overline{D}_3 \overline{D}_1 \overline{D}_0 + \overline{D}_3 D_2 \overline{D}_1 + \overline{D}_3 D_2 \overline{D}_0 + D_3 \overline{D}_2 \overline{D}_1$$

S_g $D_{1:0}$				
D _{1:0}	^{3:2} 00	01	11	10
00	0	1	0	1
01	0	1	0	1
11	1	0	0	0
10	1	1	0	0

 $S_g = \overline{D}_3 \overline{D}_2 D_1 + \overline{D}_3 D_1 \overline{D}_0 + \overline{D}_3 D_2 \overline{D}_1 + D_3 \overline{D}_2 \overline{D}_1$

S _a D ₃				
$D_{1:0}$	3:2 00	01	11	10
00	1	0	X	1
01	0	1	Х	1
11	1	1	Х	х
10	0	1	Х	х

S_b $D_{1:0}$				
$D_{1:0}$	00	01	11	10
00	1	1	Х	1
01	1	0	X	1
11	1	1	Х	х
10	1	0	Х	Х




S	$S_{b} = \overline{D}_{1}\overline{D}_{0} + D_{1}D_{0} + \overline{D}_{2}$ S_{d} $D_{1:0}$ 00 01 11 10									
$D_{1:0}$	^{3:2} 00	01	11	10						
00	1	0	х	1						
01	0	1	х	0						
11	1	0	Х	Х						
10	1	1	Х	х						
	$S_d = D_2 \overline{D}_1 D_0 + \overline{D}_2 \overline{D}_0 + \overline{D}_2 D_1 + D_1 \overline{D}_0$									

S _e D ₃									
$D_{1:0}$	^{3:2} 00	01	11	10					
00	1	0	X	1					
01	0	0	Х	0					
11	0	0	Х	Х					
10	1	1	Х	X					
$S_e = \overline{D}_2 \overline{D}_0 + D_1 \overline{D}_0$									

S_a	$S_e = D_2 D_0 + D_1 D_0$									
S_g $D_{1:0}$	3:2 00	01	11	10						
00	0	0 1 X		1						
01	0	1	Х	1						
11	1	0	X	Х						
10	1	1	X	x						
·	$S_a = \overline{D}_2 D_1 + D_2 \overline{D}_0 + D_2 \overline{D}_1 + D_3$									


S_f $D_{1:0}$	u2									
D _{1:0}	00	01	11	10						
00	1	1	X	1						
01	0	1	Х	1						
11	0	0	Х	Х						
10	0	1	Х	х						
	$S_f = \overline{D}_1 \overline{D}_0 + D_2 \overline{D}_1 + D_2 \overline{D}_0 + D_3$									




Exercise 2.35

Decimal Value	A_3	A_2	A ₁	A_0	D	P
0	0	0	0	0	0	0
1	0	0	0	1	0	0
2	0	0	1	0	0	1
2	0	0	1	1	1	1
4 5	0	1	0	0	0	0
5	0	1	0	1	0	1
6	0	1	1	0	1	0
7	0	1	1	1	0	1
8	1	0	0	0	0	0
9	1	0	0	1	1	0
10	1	0	1	0	0	0
11	1	0	1	1	0	1
12 13	1	1	0	0	1	0
13	1	1	0	1	0	1
14	1	1	1	0	0	0
15	1	1	1	1	1	0

P has two possible minimal solutions:




Hardware implementations are below (implementing the first minimal equation given for P).



A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Y ₂	Y_1	Y_0	NONE
0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	1	Χ	0	0	1	0
0	0	0	0	0	1	X	Χ	0	1	0	0
0	0	0	0	1	Χ	X	Χ	0	1	1	0
0	0	0	1	Χ	Χ	X	Χ	1	0	0	0
0	0	1	Χ	Χ	Χ	X	Χ	1	0	1	0
0	1	Χ	Χ	Χ	Χ	X	Χ	1	1	0	0
1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	1	1	0

$$\begin{split} Y_2 &= A_7 + A_6 + A_5 + A_4 \\ Y_1 &= A_7 + A_6 + \overline{A_5} \overline{A_4} A_3 + \overline{A_5} \overline{A_4} A_2 \\ Y_0 &= A_7 + \overline{A_6} A_5 + \overline{A_6} \overline{A_4} A_3 + \overline{A_6} \overline{A_4} \overline{A_2} A_1 \\ NONE &= \overline{A_7} \overline{A_6} \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1} \overline{A_0} \end{split}$$




Exercise 2.37

The equations and circuit for $Y_{2:0}$ is the same as in Exercise 2.25, repeated here for convenience.

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Y ₂	Y_1	Y_0
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	X	0	0	1
0	0	0	0	0	1	Χ	X	0	1	0
0	0	0	0	1	Χ	Χ	X	0	1	1
0	0	0	1	Χ	Χ	Χ	X	1	0	0
0	0	1	X	Χ	Χ	Χ	X	1	0	1
0	1	Χ	X	Χ	Χ	Χ	X	1	1	0
1	Χ	Χ	Χ	Χ	Χ	Χ	Χ	1	1	1

$$\begin{split} Y_2 &= A_7 + A_6 + A_5 + A_4 \\ Y_1 &= A_7 + A_6 + \overline{A_5} \overline{A_4} A_3 + \overline{A_5} \overline{A_4} A_2 \\ Y_0 &= A_7 + \overline{A_6} A_5 + \overline{A_6} \overline{A_4} A_3 + \overline{A_6} \overline{A_4} \overline{A_2} A_1 \end{split}$$




The truth table, equations, and circuit for $Z_{2:0}$ are as follows.

A ₇	A_6	A_5	A_4	A_3	A_2	A ₁	A_0	Z_2	Z_1	Z_{0}
0	0	0	0	0	0	1	1	0	0	0
0	0	0	0	0	1	0	1	0	0	0
0	0	0	0	1	0	0	1	0	0	0
0	0	0	1	0	0	0	1	0	0	0
0	0	1	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	1	1	X	0	0	1
0	0	0	0	1	0	1	X	0	0	1
0	0	0	1	0	0	1	X	0	0	1
0	0	1	0	0	0	1	X	0	0	1
0	1	0	0	0	0	1	Х	0	0	1
1	0	0	0	0	0	1	Х	0	0	1
0	0	0	0	1	1	X	X	0	1	0
0	0	0	1	0	1	X	X	0	1	0
0	0	1	0	0	1	X	X	0	1	0
0	1	0	0	0	1	Х	X	0	1	0
1	0	0	0	0	1	X	X	0	1	0
0	0	0	1	1	X	X	X	0	1	1
0	0	1	0	1	X	X	X	0	1	1
0	1	0	0	1	X	X	Х	0	1	1
1	0	0	0	1	X	X	X	0	1	1
0	0	1	1	X	X	X	X	1	0	0
0	1	0	1	X	X	X	Х	1	0	0
1	0	0	1	X	X	X	X	1	0	0
0	1	1	X	X	X	X	X	1	0	1
1	0	1	Х	X	X	X	X	1	0	1
1	1	X	Х	X	X	X	X	1	1	0

$$Z_2 = A_4(A_5 + A_6 + A_7) + A_5(A_6 + A_7) + A_6A_7$$

$$\begin{split} Z_1 &= A_2(A_3 + A_4 + A_5 + A_6 + A_7) + \\ A_3(A_4 + A_5 + A_6 + A_7) + A_6A_7 \end{split}$$

$$\begin{split} Z_0 &= A_1(A_2 + A_3 + A_4 + A_5 + A_6 + A_7) + \\ A_3(A_4 + A_5 + A_6 + A_7) + A_5(A_6 + A_7) \end{split}$$



$$Y_6 = A_2 A_1 A_0$$

$$Y_5 = A_2 A_1$$


$$Y_4 = A_2 A_1 + A_2 A_0$$

$$Y_3 = A_2$$

$$Y_2 = A_2 + A_1 A_0$$

$$Y_1 = A_2 + A_1$$


$$Y_0 = A_2 + A_1 + A_0$$




$$Y = A + \overline{C \oplus D} = A + CD + \overline{CD}$$

Exercise 2.40

$$Y = \overline{CD}(A \oplus B) + \overline{AB} = \overline{ACD} + \overline{BCD} + \overline{AB}$$





Exercise 2.43


$$t_{pd} = 3t_{pd}_NAND2 = 60 \text{ ps}$$

 $t_{cd} = t_{cd} NAND2 = 15 \text{ ps}$


$$\begin{split} t_{pd} &= t_{pd_AND2} + 2t_{pd_NOR2} + t_{pd_NAND2} \\ &= [30 + 2 \ (30) + 20] \text{ ps} \\ &= \textbf{110 ps} \\ t_{cd} &= 2t_{cd_NAND2} + t_{cd_NOR2} \\ &= [2 \ (15) + 25] \text{ ps} \\ &= \textbf{55 ps} \end{split}$$

$$t_{pd} = t_{pd_NOT} + t_{pd_AND3}$$

= 15 ps + 40 ps
= **55 ps**
 $t_{cd} = t_{cd_AND3}$
= **30 ps**








$$t_{pd} = t_{pd_NOR2} + t_{pd_AND3} + t_{pd_NOR3} + t_{pd_NAND2}$$


= $[30 + 40 + 45 + 20]$ ps
= $\mathbf{135}$ ps
 $t_{cd} = 2t_{cd_NAND2} + t_{cd_OR2}$
= $[2 (15) + 30]$ ps
= $\mathbf{60}$ ps

SOLUTIONS





$$\begin{split} t_{pd} &= t_{pd_INV} + 3t_{pd_NAND2} + t_{pd_NAND3} \\ &= [15 + 3 \ (20) + 30] \text{ ps} \\ &= \textbf{105 ps} \\ t_{cd} &= t_{cd_NOT} + t_{cd_NAND2} \\ &= [10 + 15] \text{ ps} \\ &= \textbf{25 ps} \end{split}$$



$$t_{pd_dy} = t_{pd_TRI_AY}$$
= **50 ps**

Note: the propagation delay from the control (select) input to the output is the circuit's critical path:


$$t_{pd_sy} = t_{pd_NOT} + t_{pd_AND3} + t_{pd_TRI_SY}$$

= [30 + 80 + 35] ps
= **145 ps**

However, the problem specified to minimize the delay from data inputs to output, $t_{pd\ dy}$.

SOLUTIONS chapter 2

Question 2.1



Question 2.2

						Y A ₃	^{3:2} 00	01	11	10	
Month	A_3	A_2	A_1	A_0	Y	A _{1:0}]
Jan	0	0	0	1	1	00	X	0	1	1	
Feb	0	0	1	0	0						
Mar	0	0	1	1	1						_
Apr	0	1	0	0	0	01	[_1	1	×	0	
May	0	1	0	1	1	01		' '	_ ^	U	$A_3 \rightarrow \bigcap$
Jun	0	1	1	0	0						
Jul	0	1	1	1	1						$A_0 \rightarrow L$
Aug	1	0	0	0	1	11	1	1	X	0	
Sep	1	0	0	1	0						
Oct	1	0	1	0	1						1
Nov	1	0	1	1	0	40					
Dec	1	1	0	0	1	10	0	0	X	1	
					'						
							Y = .	$\overline{A}_3 A_0 + A_3$	$\overline{A}_0 = A_3 \oplus$	ΘA_o	

Question 2.3

A tristate buffer has two inputs and three possible outputs: 0, 1, and Z. One of the inputs is the data input and the other input is a control input, often called the *enable* input. When the enable input is 1, the tristate buffer transfers the data input to the output; otherwise, the output is high impedance, Z. Tristate buffers are used when multiple sources drive a single output at different times. One and only one tristate buffer is enabled at any given time.

Question 2.4


- (a) An AND gate is not universal, because it cannot perform inversion (NOT).
- (b) The set {OR, NOT} is universal. It can construct any Boolean function. For example, an OR gate with NOT gates on all of its inputs and output performs the AND operation. Thus, the set {OR, NOT} is equivalent to the set {AND, OR, NOT} and is universal.
- (c) The NAND gate by itself is universal. A NAND gate with its inputs tied together performs the NOT operation. A NAND gate with a NOT gate on its output performs AND. And a NAND gate with NOT gates on its inputs performs OR. Thus, a NAND gate is equivalent to the set {AND, OR, NOT} and is universal.

Question 2.5


A circuit's contamination delay might be less than its propagation delay because the circuit may operate over a range of temperatures and supply voltages, for example, 3-3.6 V for LVCMOS (low voltage CMOS) chips. As temperature increases and voltage decreases, circuit delay increases. Also, the circuit may have different paths (critical and short paths) from the input to the output. A gate itself may have varying delays between different inputs and the output, affecting the gate's critical and short paths. For example, for a two-input NAND gate, a HIGH to LOW transition requires two nMOS transistor delays, whereas a LOW to HIGH transition requires a single pMOS transistor delay.

CHAPTER 3


Exercise 3.1




Exercise 3.2




SOLUTIONS chapter 3




Exercise 3.4



Exercise 3.5



Exercise 3.6



Exercise 3.7

The circuit is sequential because it involves feedback and the output depends on previous values of the inputs. This is a SR latch. When $\overline{S}=0$ and $\overline{R}=1$, the circuit sets Q to 1. When $\overline{S}=1$ and $\overline{R}=0$, the circuit resets Q to 0. When both \overline{S} and \overline{R} are 1, the circuit remembers the old value. And when both \overline{S} and \overline{R} are 0, the circuit drives both outputs to 1.


Exercise 3.8

Sequential logic. This is a D flip-flop with active low asynchronous set and reset inputs. If \overline{S} and \overline{R} are both 1, the circuit behaves as an ordinary D flip-flop. If $\overline{S} = 0$, Q is immediately set to 0. If $\overline{R} = 0$, Q is immediately reset to 1. (This circuit is used in the commercial 7474 flip-flop.)

Exercise 3.9




Exercise 3.10




Exercise 3.11


If A and B have the same value, C takes on that value. Otherwise, C retains its old value.

Make sure these next ones are correct too.




Exercise 3.13





Exercise 3.15



Exercise 3.16

From
$$\frac{1}{2Nt_{pd}}$$
 to $\frac{1}{2Nt_{cd}}$.

Exercise 3.17

If N is even, the circuit is stable and will not oscillate.

(a) No: no register. (b) No: feedback without passing through a register. (c) Yes. Satisfies the definition. (d) Yes. Satisfies the definition.

Exercise 3.19

The system has at least five bits of state to represent the 24 floors that the elevator might be on.

Exercise 3.20

The FSM has $5^4 = 625$ states. This requires at least 10 bits to represent all the states.

Exercise 3.21

The FSM could be factored into four independent state machines, one for each student. Each of these machines has five states and requires 3 bits, so at least 12 bits of state are required for the factored design.

Exercise 3.22

This finite state machine asserts the output Q for one clock cycle if A is TRUE followed by B being TRUE.

state	encoding ⁸ 1:0
S0	00
S1	01
S2	10

TABLE 3.1 State encoding for Exercise 3.22

current state		inputs		next state	
<i>s</i> ₁	<i>s</i> ₀	а	b	s' ₁	s' ₀
0	0	0	X	0	0
0	0	1	X	0	1

TABLE 3.2 State transition table with binary encodings for Exercise 3.22

curren	inputs next sta			state	
<i>s</i> ₁	<i>s</i> ₀	а	b	s' ₁	<i>s</i> ' 0
0	1	X	0	0	0
0	1	X	1	1	0
1	0	X	X	0	0

TABLE 3.2 State transition table with binary encodings for Exercise 3.22


.

curren	current state			
s ₁	<i>s</i> ₀	q		
0	0	0		
0	1	0		
1	0	1		

TABLE 3.3 Output table with binary encodings for Exercise 3.22

$$S'_{1} = S_{0}B$$
$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A$$

$$Q = S_1$$



This finite state machine asserts the output Q when A AND B is TRUE.

state	encoding ⁸ 1:0
S0	00
S1	01
S2	10

TABLE 3.4 State encoding for Exercise 3.23


curren	t state	i n p	u t s	next state		output
<i>s</i> ₁	<i>s</i> ₀	а	b	s ' 1	s ' o	q
0	0	0	X	0	0	0
0	0	1	X	0	1	0
0	1	X	0	0	0	0
0	1	X	1	1	0	0
1	0	1	1	1	0	1
1	0	0	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	0	0	0


TABLE 3.5 Combined state transition and output table with binary encodings for Exercise 3.23

$$S_1 = \overline{S_1} S_0 B + S_1 A B$$

$$S_0 = \overline{S_1} \overline{S_0} A$$

$$Q' = S_1 A B$$





state	encoding ⁸ 1:0
S0	000
S1	001
S2	010

TABLE 3.6 State encoding for Exercise 3.24

state	encoding ⁸ 1:0
S3	100
S4	101
S5	110

TABLE 3.6 State encoding for Exercise 3.24

c u	current state			u t s	n	ext state	е
s ₂	<i>s</i> ₁	<i>s</i> 0	t _a	t _b	s ' 2	s ' 1	s' ₀
0	0	0	0	X	0	0	1
0	0	0	1	X	0	0	0
0	0	1	X	X	0	1	0
0	1	0	X	X	1	0	0
1	0	0	X	0	1	0	1
1	0	0	X	1	1	0	0
1	0	1	X	X	1	1	0
1	1	0	X	X	0	0	0

TABLE 3.7 State transition table with binary encodings for Exercise 3.24

$$\begin{split} S_2 &= S_2 \oplus S_1 \\ S_1 &= \overline{S_1} S_0 \\ S_0 &= \overline{S_1} \overline{S_0} (\overline{S_2} \overline{t_a} + S_2 \overline{t_b}) \end{split}$$

cı	irrent sta	t e	outputs				
s ₂	s ₁	s ₀	1 _{a 1}	1 _{a 0}	1 _{b 1}	1 _{b0}	
0	0	0	0	0	1	0	
0	0	1	0	1	1	0	
0	1	0	1	0	1	0	
1	0	0	1	0	0	0	
1	0	1	1	0	0	1	
1	1	0	1	0	1	0	

TABLE 3.8 Output table for Exercise 3.24

$$\begin{split} L_{A1} &= S_1 \overline{S_0} + S_2 \overline{S_1} \\ L_{A0} &= \overline{S_2} S_0 \\ L_{B1} &= \overline{S_2} \overline{S_1} + S_1 \overline{S_0} \\ L_{B0} &= S_2 \overline{S_1} S_0 \end{split} \tag{3.1}$$





FIGURE 3.1 State machine circuit for traffic light controller for Exercise 3.21

chapter 3

Exercise 3.25



state	encoding ⁸ 1:0
S0	000
S1	001
S2	010
S3	100
S4	101

TABLE 3.9 State encoding for Exercise 3.25

current state		input	n	next state			
s ₂	<i>s</i> ₁	<i>s</i> ₀	а	s' ₂	s' ₁	s' ₀	q
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0

TABLE 3.10 Combined state transition and output table with binary encodings for Exercise 3.25

current state		input	next state		output		
s ₂	<i>s</i> ₁	<i>s</i> ₀	a	s ' 2	s' ₁	s' ₀	q
0	0	1	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	0
0	1	0	1	1	0	1	0
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	1
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	0


TABLE 3.10 Combined state transition and output table with binary encodings for Exercise 3.25


$$S_2 = \overline{S_2}S_1\overline{S_0} + S_2\overline{S_1}S_0$$

$$S_1 = \overline{S_2}\overline{S_1}S_0A$$

$$S_0 = A(\overline{S_2}\overline{S_0} + S_2\overline{S_1})$$

$$Q = S_2 \overline{S_1} \overline{S_0} A + S_2 \overline{S_1} S_0 \overline{A}$$





Note: $\overline{N} \bullet \overline{D} \bullet \overline{Q} = \overline{\textit{Nickel}} \bullet \overline{\textit{Dime}} \bullet \overline{\textit{Quarter}}$

FIGURE 3.2 State transition diagram for soda machine dispense of Exercise 3.23

SOLUTIONS

state	encoding 89:0
S0	000000001
S5	000000010
S10	000000100
S25	000001000
S30	0000010000
S15	0000100000
S20	0001000000
S35	0010000000
S40	0100000000
S45	1000000000

FIGURE 3.3 State Encodings for Exercise 3.26

current state	inputs			n e x t
state	nickel	d i m e	quarter	state s'
S0	0	0	0	S0
S0	0	0	1	S25
S0	0	1	0	S10
S0	1	0	0	S5
S5	0	0	0	S5
S5	0	0	1	S30
S5	0	1	0	S15
S5	1	0	0	S10
S10	0	0	0	S10

TABLE 3.11 State transition table for Exercise 3.26

current state	inputs			n e x t
state	nickel	d i m e	quarter	state s'
S10	0	0	1	S35
S10	0	1	0	S20
S10	1	0	0	S15
S25	X	X	X	S0
S30	X	X	X	S0
S15	0	0	0	S15
S15	0	0	1	S40
S15	0	1	0	S25
S15	1	0	0	S20
S20	0	0	0	S20
S20	0	0	1	S45
S20	0	1	0	S30
S20	1	0	0	S25
S35	X	X	X	S0
S40	X	X	X	S0
S45	X	X	X	S0

TABLE 3.11 State transition table for Exercise 3.26

current state		nextstate		
state	nickel	d i m e	quarter	S
000000001	0	0	0	000000001
000000001	0	0	1	000001000
000000001	0	1	0	000000100
0000000001	1	0	0	000000010

TABLE 3.12 State transition table for Exercise 3.26

current		next state		
state s	nickel	d i m e	quarter	s '
000000010	0	0	0	000000010
0000000010	0	0	1	0000010000
000000010	0	1	0	0000100000
000000010	1	0	0	000000100
000000100	0	0	0	000000100
000000100	0	0	1	0010000000
000000100	0	1	0	0001000000
000000100	1	0	0	0000100000
000001000	X	X	X	000000001
0000010000	X	X	X	000000001
0000100000	0	0	0	0000100000
0000100000	0	0	1	0100000000
0000100000	0	1	0	000001000
0000100000	1	0	0	0001000000
0001000000	0	0	0	0001000000
0001000000	0	0	1	1000000000
0001000000	0	1	0	0000010000
0001000000	1	0	0	000001000
0010000000	X	X	X	000000001
0100000000	X	X	X	000000001
1000000000	X	X	X	000000001

TABLE 3.12 State transition table for Exercise 3.26

$$S_9 = S_6 Q$$


$$S_8 = S_5 Q$$

$$S_7 = S_2Q$$

 $S_6 = S_2D + S_5N + S_6NDQ$
 $S_5 = S_1D + S_2N + S_5NDQ$
 $S_4 = S_1Q + S_6D$
 $S_3 = S_0Q + S_5D + S_6N$
 $S_2 = S_0D + S_1N + S_2NDQ$
 $S_1 = S_0N + S_1NDQ$
 $S_0 = S_0NDQ + S_3 + S_4 + S_7 + S_8 + S_9$
 $Dispense = S_3 + S_4 + S_7 + S_8 + S_9$
 $ReturnNickel = S_4 + S_8$
 $ReturnDime = S_7 + S_8$
 $ReturnTwoDimes = S_9$

SOLUTIONS

59






FIGURE 3.4 State transition diagram for Exercise 3.27

current state s _{2:0}	n e x t s t a t e
000	001
001	011
011	010
010	110
110	111
111	101
101	100
100	000

TABLE 3.13 State transition table for Exercise 3.27

$$S_2 = S_1 \overline{S_0} + S_2 S_0$$

$$S_1 = \overline{S_2} S_0 + S_1 \overline{S_0}$$

$$S_0 = \overline{S_2 \oplus S_1}$$

$$Q_2 = S_2$$

$$Q_1 = S_1$$

$$Q_0 = S_0$$




FIGURE 3.5 Hardware for Gray code counter FSM for Exercise 3.27




FIGURE 3.6 State transition diagram for Exercise 3.28

current	input	next state
state	u p	s '2:0
S 2:0		
000	1	001
001	1	011
011	1	010
010	1	110
110	1	111
111	1	101
101	1	100
100	1	000
000	0	100
001	0	000
011	0	001
010	0	011
110	0	010
111	0	110
101	0	111
100	0	101

TABLE 3.14 State transition table for Exercise 3.28

$$\begin{split} S_2 &= UPS_1\overline{S_0} + \overline{UP}\overline{S_1}\overline{S_0} + S_2S_0 \\ S_1 &= S_1\overline{S_0} + UP\overline{S_2}S_0 + \overline{UP}S_2S_1 \\ S_0 &= UP \oplus S_2 \oplus S_1 \\ Q_2 &= S_2 \\ Q_1 &= S_1 \\ Q_0 &= S_0 \end{split}$$




FIGURE 3.7 Finite state machine hardware for Exercise 3.28




FIGURE 3.8 Waveform showing Z output for Exercise 3.29

(b) This FSM is a Mealy FSM because the output depends on the current value of the input as well as the current state.

(c)




FIGURE 3.9 State transition diagram for Exercise 3.29

(Note: another viable solution would be to allow the state to transition from S0 to S1 on $B\overline{A}/0$.)

current state	The Property of the Control of the C		output	
<i>s</i> _{1:0}	b	а	S 1:0	Z
00	X	0	00	0
00	0	1	11	0
00	1	1	01	1
01	0	0	00	0
01	0	1	11	1
01	1	0	10	1
01	1	1	01	1
10	0	X	00	0
10	1	0	10	0

TABLE 3.15 State transition table for Exercise 3.29

current state	inpu	ıts	nextstate	output
S 1:0	b	а	S 1:0	Z
10	1	1	01	1
11	0	0	00	0
11	0	1	11	1
11	1	0	10	1
11	1	1	01	1

TABLE 3.15 State transition table for Exercise 3.29

$$S_1 = \overline{B}A(\overline{S_1} + S_0) + B\overline{A}(S_1 + \overline{S_0})$$

$$S_0 = A(\overline{S_1} + S_0 + B)$$

$$Z = BA + S_0(A + B)$$




FIGURE 3.10 Hardware for FSM of Exercise 3.26

Note: One could also build this functionality by registering input A, producing both the logical AND and OR of input A and its previous (registered)

value, and then muxing the two operations using B. The output of the mux is Z: Z = AAprev (if B = 0); Z = A + Aprev (if B = 1).

Exercise 3.30




FIGURE 3.11 Factored state transition diagram for Exercise 3.30

current state s _{I:0}	input a	next state s'1:0
00	0	00
00	1	01
01	0	00

TABLE 3.16 State transition table for output *Y* for Exercise 3.30

current state s _{I:0}	input a	next state S'1:0
01	1	11
11	X	11

TABLE 3.16 State transition table for output *Y* for Exercise 3.30

current state $t_{I:0}$	input a	next state t'1:0
00	0	00
00	1	01
01	0	01
01	1	10
10	0	10
10	1	11
11	X	11

TABLE 3.17 State transition table for output *X* for Exercise 3.30

$$\begin{split} S_1 &= S_0(S_1 + A) \\ S_0 &= \overline{S_1}A + S_0(S_1 + A) \\ Y &= S_1 \\ \\ T_1 &= T_1 + T_0A \\ T_0 &= A(T_1 + \overline{T_0}) + \overline{A}T_0 + T_1T_0 \\ X &= T_1T_0 \end{split}$$




FIGURE 3.12 Finite state machine hardware for Exercise 3.30

This finite state machine is a divide-by-two counter (see Section 3.4.2) when X = 0. When X = 1, the output, Q, is HIGH.

current state i		input	n e x t	state
<i>s</i> 1	<i>s</i> 0	х	s' ₁	s' ₀
0	0	0	0	1
0	0	1	1	1
0	1	0	0	0


TABLE 3.18 State transition table with binary encodings for Exercise 3.31

current state		current state input		state
s ₁	<i>s</i> ₀	х	s' ₁	s' ₀
0	1	1	1	0
1	X	X	0	1

TABLE 3.18 State transition table with binary encodings for Exercise 3.31

current state		output
s ₁	s ₀	q
0	0	0
0	1	1
1	X	1

TABLE 3.19 Output table for Exercise 3.31



Exercise 3.32

c u	irrent sta	e input next state		e		
s ₂	<i>s</i> ₁	<i>s</i> ₀	a	s' ₂	s' ₁	s' ₀
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	0	1

TABLE 3.20 State transition table with binary encodings for Exercise 3.32

current state		current state		input	n	ext state	e
s ₂	<i>s</i> ₁	<i>s</i> ₀	а	s' ₂	s' ₁	s' ₀	
0	1	0	1	1	0	0	
1	0	0	0	0	0	1	
1	0	0	1	1	0	0	

TABLE 3.20 State transition table with binary encodings for Exercise 3.32




FIGURE 3.13 State transition diagram for Exercise 3.32

Q asserts whenever A is HIGH for two or more consecutive cycles.

Exercise 3.33

(a) First, we calculate the propagation delay through the combinational logic:

$$t_{pd} = 3t_{pd_XOR}$$

= 3 × 100 ps
= **300 ps**

Next, we calculate the cycle time:

$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

 $\ge [70 + 300 + 60] \text{ ps}$
 $= 430 \text{ ps}$
 $f = 1/430 \text{ ps} = 2.33 \text{ GHz}$

(b)
$$T_c \ge t_{pcq} + t_{pd} + t_{\text{setup}} + t_{\text{skew}}$$
 Thus, $t_{\text{skew}} \le T_c - (t_{pcq} + t_{pd} + t_{\text{setup}})$, where $T_c = 1 / 2 \text{ GHz} = 500 \text{ ps}$ $\le [500 - 430] \text{ ps} = 70 \text{ ps}$

(c)

First, we calculate the contamination delay through the combinational logic:

$$t_{cd} = t_{cd}_XOR$$

= 55 ps
 $t_{ccq} + t_{cd} > t_{hold} + t_{skew}$
Thus,
 $t_{skew} < (t_{ccq} + t_{cd}) - t_{hold}$
 $< (50 + 55) - 20$
 $< 85 ps$

(d)




FIGURE 3.14 Alyssa's improved circuit for Exercise 3.33

First, we calculate the propagation and contamination delays through the combinational logic:

$$t_{pd} = 2t_{pd_XOR} = 2 \times 100 \text{ ps} = 200 ps t_{cd} = 2t_{cd_XOR} = 2 \times 55 \text{ ps} = 110 ps$$

Next, we calculate the cycle time:

$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

 $\ge [70 + 200 + 60] \text{ ps}$
 $= 330 \text{ ps}$
 $f = 1 / 330 \text{ ps} = 3.03 \text{ GHz}$

$$t_{\text{skew}} < (t_{ccq} + t_{cd}) - t_{\text{hold}}$$

< (50 + 110) - 20
< **140 ps**

SOLUTIONS

75

Exercise 3.34

- (a) 9.09 GHz
- (b) 15 ps
- (c) 26 ps

Exercise 3.35

(a)
$$T_c = 1 / 40 \text{ MHz} = 25 \text{ ns}$$

 $T_c \ge t_{pcq} + Nt_{\text{CLB}} + t_{\text{setup}}$
 $25 \text{ ns} \ge [0.72 + N(0.61) + 0.53] \text{ ps}$
Thus, N < 38.9
N = 38

(b)
$$t_{\text{skew}} < (t_{ccq} + t_{cd_\text{CLB}}) - t_{\text{hold}}$$
 $< [(0.5 + 0.3) - 0] \text{ ns}$ $< 0.8 \text{ ns} = 800 \text{ ps}$

Exercise 3.36

1.138 ns

Exercise 3.37

P(failure)/sec =
$$1/\text{MTBF} = 1/(50 \text{ years} * 3.15 \text{ x } 10^7 \text{ sec/year}) = 6.34 \text{ x } 10^{-10}$$
 (EQ 3.26)

P(failure)/sec waiting for one clock cycle: $N*(T_0/T_c)*e^{-(Tc-tsetup)/Tau}$

= 0.5 * (110/1000) *
$$e^{-(1000-70)/100}$$
 = 5.0 x 10⁻⁶

P(failure)/sec waiting for two clock cycles: $N*(T_0/T_c)*[e^{-(Tc-tsetup)/Tau}]^2$

= 0.5 * (110/1000) *
$$[e^{-(1000-70)/100}]^2$$
 = 4.6 x 10⁻¹⁰

This is just less than the required probability of failure (6.34 x 10^{-10}). Thus, **2 cycles** of waiting is just adequate to meet the MTBF.

(a) You know you've already entered metastability, so the probability that the sampled signal is metastable is 1. Thus,

$$P(\text{failure}) = 1 \times e^{-\frac{t}{\tau}}$$

Solving for the probability of still being metastable (failing) to be 0.01:

$$P(\text{failure}) = e^{-\frac{t}{\tau}} = 0.01$$

Thus,

$$t = -\tau \times \ln(P(failure)) = -20 \times \ln((0.01)) = 92$$
 seconds

(b) The probability of death is the chance of still being metastable after 3 minutes

P(failure) =
$$1 \times e^{-(3 \min \times 60 \sec) / 20 \sec} = 0.000123$$

Exercise 3.39

We assume a two flip-flop synchronizer. The most significant impact on the probability of failure comes from the exponential component. If we ignore the T_0/T_c term in the probability of failure equation, assuming it changes little with increases in cycle time, we get:

$$P(\text{failure}) = e^{-\frac{l}{\tau}}$$

$$MTBF = \frac{1}{P(failure)} = e^{\frac{T_c - t_{setup}}{\tau}}$$

$$\frac{MTBF_2}{MTBF_1} = 10 = e^{\frac{T_{c2} - T_{c1}}{30ps}}$$

Solving for T_{c2} - T_{c1} , we get:

$$T_{c2} - T_{c1} = 69ps$$

Thus, the clock cycle time must increase by **69 ps**. This holds true for cycle times much larger than T0 (20 ps) and the increased time (69 ps).

Exercise 3.40

Alyssa is correct. Ben's circuit does not eliminate metastability. After the first transition on D, D2 is always 0 because as D2 transitions from 0 to 1 or 1 to 0, it enters the forbidden region and Ben's "metastability detector" resets the first flip-flop to 0. Even if Ben's circuit could correctly detect a metastable output, it would asynchronously reset the flip-flop which, if the reset occurred around the clock edge, this could cause the second flip-flop to sample a transitioning signal and become metastable.

Question 3.1




FIGURE 3.15 State transition diagram for Question 3.1

current state	input	next state
State S 5:0	а	S'5:0
000001	0	000010
000001	1	000001

TABLE 3.21 State transition table for Question 3.1

current state	input	nextstate
S 5 : 0	а	s ' 5 : 0
000010	0	000010
000010	1	000100
000100	0	001000
000100	1	000001
001000	0	000010
001000	1	010000
010000	0	100000
010000	1	000001
100000	0	000010
100000	1	000001

TABLE 3.21 State transition table for Question 3.1

$$S_5 = S_4 A$$

 $S_4 = S_3 A$
 $S_3 = S_2 A$
 $S_2 = S_1 A$
 $S_1 = A(S_1 + S_3 + S_5)$
 $S_0 = A(S_0 + S_2 + S_4 + S_5)$
 $Q = S_5$




FIGURE 3.16 Finite state machine hardware for Question 3.1

Question 3.2

The FSM should output the value of A until after the first 1 is received. It then should output the inverse of A. For example, the 8-bit two's complement of the number 6 (00000110) is (11111010). Starting from the least significant bit on the far right, the two's complement is created by outputting the same value of the input until the first 1 is reached. Thus, the two least significant bits of the two's complement number are "10". Then the remaining bits are inverted, making the complete number 11111010.




FIGURE 3.17 State transition diagram for Question 3.2

current state	input	next state
S 1:0	а	S 1:0
00	0	00
00	1	01
01	0	11
01	1	10
10	0	11
10	1	10
11	0	11
11	1	10

TABLE 3.22 State transition table for Question 3.2

$$S'_1 = S_1 + S_0$$

 $S'_0 = A \oplus (S_1 + S_0)$

$$Q = S_0$$




FIGURE 3.18 Finite state machine hardware for Question 3.2

Question 3.3

A latch allows input D to flow through to the output Q when the clock is HIGH. A flip-flop allows input D to flow through to the output Q at the clock edge. A flip-flop is preferable in systems with a single clock. Latches are preferable in *two-phase clocking* systems, with two clocks. The two clocks are used to eliminate system failure due to hold time violations. Both the phase and frequency of each clock can be modified independently.

Question 3.4




FIGURE 3.19 State transition diagram for Question 3.4

current state § 4:0	next state S'4:0
00000	00001
00001	00010

TABLE 3.23 State transition table for Question 3.4

current state s _{4:0}	next state S'4:0
00010	00011
00011	00100
00100	00101
11110	11111
11111	00000

TABLE 3.23 State transition table for Question 3.4

$$S_4 = S_4 \oplus S_3 S_2 S_1 S_0$$

 $S_3 = S_3 \oplus S_2 S_1 S_0$
 $S_2 = S_2 \oplus S_1 S_0$
 $S_1 = S_1 \oplus S_0$
 $S_0 = \overline{S_0}$
 $Q_{4:0} = S_{4:0}$




FIGURE 3.20 Finite state machine hardware for Question 3.4

Question 3.5




FIGURE 3.21 State transition diagram for edge detector circuit of Question 3.5

current state s _{I:0}	input a	next state s'1:0
00	0	00
00	1	01
01	0	00
01	1	10
10	0	00
10	1	10

TABLE 3.24 State transition table for Question 3.5

$$S_1 = AS_1$$
$$S_0 = AS_1S_0$$






FIGURE 3.22 Finite state machine hardware for Question 3.5

Question 3.6

Pipelining divides a block of combinational logic into N stages, with a register between each stage. Pipelining increases throughput, the number of tasks that can be completed in a given amount of time. Ideally, pipelining increases throughput by a factor of N. But because of the following three reasons, the

speedup is usually less than N: (1) The combinational logic usually cannot be divided into N equal stages. (2) Adding registers between stages adds delay called the *sequencing overhead*, the time it takes to get the signal into and out of the register, $t_{\text{setup}} + t_{pcq}$. (3) The pipeline is not always operating at full capacity: at the beginning of execution, it takes time to fill up the pipeline, and at the end it takes time to drain the pipeline. However, pipelining offers significant speedup at the cost of little extra hardware.

Question 3.7

A flip-flop with a negative hold time allows *D* to start changing *before* the clock edge arrives.

Question 3.8

We use a divide-by-three counter (see Example 3.6 on page 155 of the text-book) with A as the clock input followed by a *negative edge-triggered* flip-flop, which samples the input, D, on the negative or falling edge of the clock, or in this case, A. The output is the output of the divide-by-three counter, S_0 , OR the output of the negative edge-triggered flip-flop, N1. Figure 3.24 shows the waveforms of the internal signals, S_0 and N1.




FIGURE 3.23 Hardware for Question 3.8




FIGURE 3.24 Waveforms for Question 3.8

Question 3.9


Without the added buffer, the propagation delay through the logic, t_{pd} , must be less than or equal to T_c - (t_{pcq} + $t_{\rm setup}$). However, if you add a buffer to the clock input of the receiver, the clock arrives at the receiver later. The earliest that the clock edge arrives at the receiver is $t_{\rm cd_BUF}$ after the actual clock edge. Thus, the propagation delay through the logic is now given an extra t_{cd_BUF} . So, t_{pd} now must be less than T_c + t_{cd_BUF} - (t_{pcq} + $t_{\rm setup}$).

CHAPTER 4


Note: the HDL files given in the following solutions are available on the textbook's companion website at:

http://textbooks.elsevier.com/9780123704979

Exercise 4.1



Exercise 4.2



SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity xor_4 is
  port(a: in STD_LOGIC_VECTOR(3 downto 0);
      y: out STD_LOGIC);
end;
architecture synth of xor_4 is
begin
  y <= a(3) xor a(2) xor a(1) xor a(0);
end;</pre>
```

Exercise 4.4

ex4_4.tv file:

```
0000_0
0001_1
0010_1
0011_0
0100_1
0101_0
0111_1
1000_1
1010_0
1011_1
1100_0
1101_1
1110_1
1111_1
```

SystemVerilog

```
module ex4_4_testbench();
            clk, reset;
 logic
 logic [3:0] a;
 logic yexpected;
 logic
             у;
 logic [31:0] vectornum, errors;
 logic [4:0] testvectors[10000:0];
 // instantiate device under test
 xor 4 dut(a, y);
 // generate clock
 always
   begin
    clk = 1; #5; clk = 0; #5;
  // at start of test, load vectors
 // and pulse reset
 initial
   begin
     $readmemb("ex4_4.tv", testvectors);
     vectornum = 0; errors = 0;
    reset = 1; #27; reset = 0;
  // apply test vectors on rising edge of clk
  always @(posedge clk)
   begin
     #1; {a, yexpected} =
           testvectors[vectornum];
   end
  // check results on falling edge of clk
  always @(negedge clk)
   if (~reset) begin // skip during reset
     if (y !== yexpected) begin
       $display("Error: inputs = %h", a);
       $display(" outputs = %b (%b expected)",
              y, yexpected);
       errors = errors + 1;
     end
     vectornum = vectornum + 1;
     if (testvectors[vectornum] === 5'bx) begin
       $display("%d tests completed with %d errors",
              vectornum, errors);
       $finish;
     end
   end
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
use STD.TEXTIO.all;
use work.txt util.all
entity ex4_4_testbench is -- no inputs or outputs
architecture sim of ex4 4 testbench is
 component sillyfunction
   port(a: in STD LOGIC VECTOR(3 downto 0);
        y: out STD LOGIC);
  end component;
  signal a: STD_LOGIC_VECTOR(3 downto 0);
  signal y, clk, reset: STD LOGIC;
  signal yexpected: STD LOGIC;
 constant MEMSIZE: integer := 10000;
 type tvarray is array(MEMSIZE downto 0) of
   STD LOGIC VECTOR(4 downto 0);
 signal testvectors: tvarray;
  shared variable vectornum, errors: integer;
-- instantiate device under test
 dut: xor 4 port map(a, y);
 -- generate clock
  process begin
   clk <= '1'; wait for 5 ns;
   clk <= '0'; wait for 5 ns;
 end process;
 -- at start of test, load vectors
 -- and pulse reset
process is
 file tv: TEXT;
variable i, j: integer;
  variable L: line;
   variable ch: character;
begin
   -- read file of test vectors
    i := 0;
    FILE OPEN(tv, "ex4 4.tv", READ MODE);
   while not endfile(tv) loop
     readline(tv, L);
    for j in 4 downto 0 loop
      read(L, ch);
        if (ch = '_') then read(L, ch);
        end if;
        if (ch = '0') then
          testvectors(i)(j) <= '0';
        else testvectors(i)(j) <= '1';</pre>
        end if:
      end loop;
      i := i + 1;
    end loop;
    vectornum := 0; errors := 0;
    reset <= '1'; wait for 27 ns; reset <= '0';
    wait:
  end process;
```

(continued from previous page)

VHDL

```
-- apply test vectors on rising edge of clk
 process (clk) begin
   if (clk'event and clk = '1') then
     a <= testvectors (vectornum) (4 downto 1)
       after 1 ns;
     yexpected <= testvectors(vectornum)(0)</pre>
       after 1 ns;
   end if;
 end process;
 -- check results on falling edge of clk
 process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
     assert y = yexpected
       report "Error: y = " & STD LOGIC'image(y);
     if (y /= yexpected) then
      errors := errors + 1;
     end if;
     vectornum := vectornum + 1;
     if (is x(testvectors(vectornum))) then
       if (errors = 0) then
          report "Just kidding -- " &
                 integer'image(vectornum) &
                 " tests completed successfully."
                 severity failure;
       else
         report integer'image (vectornum) &
                 " tests completed, errors = " &
                 integer'image(errors)
                 severity failure;
       end if;
     end if;
   end if:
 end process;
end;
```

Exercise 4.5

SystemVerilog

```
module minority(input logic a, b, c
    output logic y);

assign y = ~a & ~b | ~a & ~c | ~b & ~c;
endmodule
```

VHDL

SOLUTIONS

Exercise 4.6

SystemVerilog

```
module sevenseg(input logic [3:0] data,
                output logic [6:0] segments);
  always comb
    case (data)
                          abc defg
     //
     4'h0: segments = 7'b111 1110;
     4'h1: segments = 7'b011 0000;
      4'h2: segments = 7'b110_1101;
     4'h3: segments = 7'b111 1001;
     4'h4: segments = 7'b011 0011;
     4'h5: segments = 7'b101 1011;
     4'h6: segments = 7'b101 1111;
     4'h7: segments = 7'b111 0000;
     4'h8: segments = 7'b111 1111;
     4'h9: segments = 7'b111_0011;
     4'ha: segments = 7'b111 0111;
     4'hb: segments = 7'b001 1111;
     4'hc: segments = 7'b000 1101;
     4'hd: segments = 7'b011 1101;
     4'he: segments = 7'b100 1111;
     4'hf: segments = 7'b100 0111;
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity seven seg decoder is
 port(data: in STD LOGIC VECTOR(3 downto 0);
       segments: out STD_LOGIC_VECTOR(6 downto 0));
architecture synth of seven seg decoder is
begin
 process(all) begin
   case data is
                               abcdefg
     when X"0" => segments <= "1111110";
     when X"1" => segments <= "0110000";
     when X"2" => segments <= "1101101";
                => segments <= "1111001";
     when X"3"
                => segments <= "0110011";
     when X"4"
     when X"5" => segments <= "1011011";
     when X"6" => segments <= "1011111";
     when X"7" => segments <= "1110000";
     when X"8" => segments <= "1111111";
     when X"9" => segments <= "1110011";
                => segments <= "1110111";
     when X"A"
     when X"B" => segments <= "0011111";
      when X"C" => segments <= "0001101";
      when X"D" => segments <= "0111101";
      when X"E" => segments <= "1001111";
      when X"F" => segments <= "1000111";
      when others => segments <= "0000000";
    end case;
  end process;
end:
```

Exercise 4.7

ex4_7.tv file:

```
0000 111 1110
0001 011 0000
0010 110 1101
0011 111 1001
0100_011_0011
0101_101_1011
0110 101 1111
0111 111 0000
1000 111 1111
1001 111 1011
1010_111_0111
1011_001_1111
1100_000_1101
1101 011 1101
1110 100 1111
1111 100 0111
```

Option 1:

SystemVerilog

```
module ex4_7_testbench();
             clk, reset;
  logic [3:0] data;
  logic [6:0] s_expected;
  logic [6:0] s;
  logic [31:0] vectornum, errors;
  logic [10:0] testvectors[10000:0];
  // instantiate device under test
  sevenseg dut(data, s);
  // generate clock
  always
  begin
    clk = 1; #5; clk = 0; #5;
  // at start of test, load vectors
  // and pulse reset
  initial
   begin
     $readmemb("ex4 7.tv", testvectors);
     vectornum = 0; errors = 0;
     reset = 1; #27; reset = 0;
  // apply test vectors on rising edge of clk
  always @(posedge clk)
   begin
     #1; {data, s expected} =
          testvectors[vectornum];
  // check results on falling edge of clk
  always @ (negedge clk)
   if (~reset) begin // skip during reset
      if (s !== s expected) begin
       $display("Error: inputs = %h", data);
       $display(" outputs = %b (%b expected)",
              s, s expected);
       errors = errors + 1;
     end
      vectornum = vectornum + 1;
     if (testvectors[vectornum] === 11'bx) begin
      $display("%d tests completed with %d errors",
              vectornum, errors);
       Sfinish:
     end
   end
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
  use STD.TEXTIO.all;
  use IEEE.STD LOGIC UNSIGNED.all;
 use IEEE.STD LOGIC ARITH.all;
 entity ex4 7 testbench is -- no inputs or outputs
 architecture sim of ex4 7 testbench is
   component seven seg decoder
   port(data: in STD LOGIC VECTOR(3 downto 0);
       segments: out STD LOGIC VECTOR(6 downto 0));
   end component;
   signal data: STD_LOGIC_VECTOR(3 downto 0);
   signal s: STD_LOGIC_VECTOR(6 downto 0);
   signal clk, reset: STD LOGIC;
   signal s_expected: STD_LOGIC_VECTOR(6 downto 0);
  constant MEMSIZE: integer := 10000;
  type tvarray is array (MEMSIZE downto 0) of
    STD LOGIC VECTOR(10 downto 0);
   signal testvectors: tvarray;
   shared variable vectornum, errors: integer;
begin
  -- instantiate device under test
   dut: seven seg decoder port map(data, s);
  -- generate clock
 process begin
    clk <= '1'; wait for 5 ns;
clk <= '0'; wait for 5 ns;</pre>
  end process;
   -- at start of test, load vectors
 -- and pulse reset
 process is
 file tv: TEXT;
variable i, j: integer;
    variable L: line;
    variable ch: character;
  begin
     -- read file of test vectors
     i := 0;
     FILE OPEN(tv, "ex4 7.tv", READ MODE);
    while not endfile(tv) loop
      readline(tv, L);
      for j in 10 downto 0 loop
         read(L, ch);
         if (ch = '_') then read(L, ch);
          end if;
         if (ch = '0') then
           testvectors(i)(j) <= '0';
         else testvectors(i)(j) <= '1';
         end if;
        end loop;
       i := i + 1;
      end loop;
```

(continued from previous page)

```
vectornum := 0; errors := 0;
   reset <= '1'; wait for 27 ns; reset <= '0';
   wait;
  end process;
  -- apply test vectors on rising edge of clk
  process (clk) begin
   if (clk'event and clk = '1') then
     data <= testvectors(vectornum)(10 downto 7)</pre>
       after 1 ns;
    s expected <= testvectors(vectornum)(6 downto 0)
       after 1 ns;
   end if;
  end process;
  -- check results on falling edge of clk
  process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
     assert s = s_expected
       report "data = " &
          integer'image(CONV INTEGER(data)) &
          "; s = " &
         integer'image(CONV_INTEGER(s)) &
         "; s expected = " &
          integer'image(CONV INTEGER(s expected));
      if (s /= s_expected) then
       errors := errors + 1;
      end if;
      vectornum := vectornum + 1;
      if (is x(testvectors(vectornum))) then
        if (errors = 0) then
         report "Just kidding -- " &
                 integer'image(vectornum) &
                 " tests completed successfully."
                 severity failure;
        else
          report integer'image(vectornum) &
                 " tests completed, errors = " &
                 integer'image(errors)
                 severity failure;
        end if;
      end if;
   end if;
 end process;
end;
```

Option 2 (VHDL only):

```
library IEEE; use IEEE.STD LOGIC 1164.all;
use STD.TEXTIO.all;
use work.txt util.all;
entity ex4 7 testbench is -- no inputs or outputs
architecture sim of ex4 7 testbench is
 component seven seg decoder
 port(data: in STD LOGIC VECTOR(3 downto 0);
      segments: out STD LOGIC VECTOR(6 downto 0));
  signal data: STD LOGIC VECTOR(3 downto 0);
  signal s: STD_LOGIC_VECTOR(6 downto 0);
  signal clk, reset: STD LOGIC;
  signal s expected: STD LOGIC VECTOR(6 downto 0);
  constant MEMSIZE: integer := 10000;
  type tvarray is array(MEMSIZE downto 0) of
    STD LOGIC VECTOR(10 downto 0);
  signal testvectors: tvarray;
  shared variable vectornum, errors: integer;
  -- instantiate device under test
  dut: seven_seg_decoder port map(data, s);
  -- generate clock
  process begin
   clk <= '1'; wait for 5 ns;
    clk <= '0'; wait for 5 ns;
  end process;
  -- at start of test, load vectors
  -- and pulse reset
  process is
   file tv: TEXT;
    variable i, j: integer;
   variable L: line;
   variable ch: character;
    -- read file of test vectors
   i := 0;
    FILE OPEN(tv, "ex4 7.tv", READ MODE);
    while not endfile(tv) loop
     readline(tv, L);
     for j in 10 downto 0 loop
       read(L, ch);
       if (ch = '_i) then read(L, ch);
        end if;
       if (ch = '0') then
         testvectors(i)(j) <= '0';
       else testvectors(i)(j) <= '1';</pre>
       end if:
     end loop;
     i := i + 1;
    end loop;
    vectornum := 0; errors := 0;
    reset <= '1'; wait for 27 ns; reset <= '0';
```

```
wait;
  end process;
  -- apply test vectors on rising edge of clk
  process (clk) begin
   if (clk'event and clk = '1') then
     data <= testvectors (vectornum) (10 downto 7)
       after 1 ns;
    s expected <= testvectors(vectornum) (6 downto 0)
       after 1 ns;
   end if;
  end process;
 -- check results on falling edge of clk
  process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
      assert s = s expected
       report "data = " & str(data) &
          "; s = " & str(s) &
           "; s expected = " & str(s expected);
     if (s /= s expected) then
       errors := errors + 1;
      end if;
      vectornum := vectornum + 1;
     if (is x(testvectors(vectornum))) then
       if (errors = 0) then
          report "Just kidding -- " &
                 integer'image (vectornum) &
                 " tests completed successfully."
                 severity failure;
        else
          report integer'image(vectornum) &
                 " tests completed, errors = " &
                 integer'image(errors)
                 severity failure;
        end if:
      end if;
   end if:
 end process;
end;
```

Exercise 4.8

SystemVerilog

```
module mux8
 #(parameter width = 4)
   (input logic [width-1:0] d0, d1, d2, d3,
                               d4, d5, d6, d7,
   input logic [2:0]
   output logic [width-1:0] y);
   always_comb
     case (s)
       0: y = d0;
      1: y = d1;
2: y = d2;
       3: y = d3;
       4: y = d4;
       5: y = d5;
       6: y = d6;
7: y = d7;
     endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mux8 is
 generic(width: integer := 4);
  port (d0,
       d1,
       d2,
       d3,
       d4,
       d5,
       d6,
       d7: in STD_LOGIC_VECTOR(width-1 downto 0);
       s: in STD LOGIC VECTOR(2 downto 0);
       y: out STD LOGIC VECTOR (width-1 downto 0));
end;
architecture synth of mux8 is
begin
 with s select y <=
   d0 when "000",
   dl when "001",
   d2 when "010",
   d3 when "011",
   d4 when "100",
d5 when "101",
   d6 when "110",
    d7 when others;
end;
```

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_9 is
 port(a,
      b,
      c: in STD LOGIC;
      y: out STD_LOGIC_VECTOR(0 downto 0));
end;
architecture struct of ex4 9 is
 component mux8
   generic(width: integer);
 port(d0, d1, d2, d3, d4, d5, d6,
      d7: in STD_LOGIC_VECTOR(width-1 downto 0);
s: in STD_LOGIC_VECTOR(2 downto 0);
      y: out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 signal sel: STD LOGIC VECTOR(2 downto 0);
begin
 sel <= a & b & c;
 mux8_1: mux8 generic map(1)
              sel, y);
end;
```

Exercise 4.10

SystemVerilog

```
module ex4_10
  (input logic a, b, c,
    output logic y);

mux4 #(1) mux4_1( ~c, c, 1'b1, 1'b0, {a, b}, y);
endmodule

module mux4
  #(parameter width = 4)
  (input logic [width-1:0] d0, d1, d2, d3,
    input logic [1:0] s,
    output logic [width-1:0] y);

always_comb
    case (s)
    0: y = d0;
    1: y = d1;
    2: y = d2;
    3: y = d3;
    endcase
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 10 is
  port(a,
       b,
       c: in STD LOGIC;
       y: out STD LOGIC VECTOR(0 downto 0));
end;
architecture struct of ex4 10 is
 component mux4
   generic(width: integer);
   port(d0, d1, d2,
       d3: in STD LOGIC VECTOR(width-1 downto 0);
          s: in STD_LOGIC_VECTOR(1 downto 0);
         y: out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
                   STD LOGIC VECTOR(0 downto 0);
  signal cb:
  signal c vect: STD LOGIC VECTOR(0 downto 0);
  signal sel:
                STD LOGIC VECTOR(1 downto 0);
begin
  c vect(0) <= c;
  c\overline{b}(0) \le not c;
  sel <= (a & b);
  mux4 1: mux4 generic map(1)
              port map(cb, c vect, "1", "0", sel, y);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is
  generic(width: integer := 4);
  port (d0,
       d1,
       d2,
       d3: in STD_LOGIC_VECTOR(width-1 downto 0);
       s: in STD_LOGIC_VECTOR(1 downto 0);
y: out STD_LOGIC_VECTOR(width-1 downto 0));
end:
architecture synth of mux4 is
begin
 with s select y <=
   d0 when "00",
    d1 when "01",
   d2 when "10",
    d3 when others;
end;
```

Exercise 4.11

A shift register with feedback, shown below, cannot be correctly described with blocking assignments.



Exercise 4.12

SystemVerilog

```
module priority(input logic [7:0] a,
                output logic [7:0] y);
  always comb
    casez (a)
     8'b1???????: y = 8'b10000000;
     8'b01???????: y = 8'b01000000;
     8'b001?????: y = 8'b00100000;
     8'b0001????: y = 8'b00010000;
     8'b00001???: y = 8'b00001000;
     8'b000001??: y = 8'b00000100;
     8'b0000001?: y = 8'b00000010;
     8'b00000001: y = 8'b00000001;
     default:
                y = 8'b00000000;
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity priority is
 port(a: in STD LOGIC VECTOR(7 downto 0);
      y: out STD LOGIC VECTOR (7 downto 0));
end;
architecture synth of priority is
begin
 process(all) begin
   if a(7) = '1' then y \le "10000000";
   elsif a(6) = '1' then y \le "01000000";
   elsif a(5) = '1' then y \le "00100000";
   elsif a(4) = '1' then y \le "00010000";
   elsif a(3) = '1' then y \le "00001000";
   elsif a(2) = '1' then y \le "00000100";
   elsif a(1) = '1' then y \le "00000010";
   elsif a(0) = '1' then y \le "00000001";
                        y <= "00000000";
   else
   end if;
 end process;
end:
```

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder2_4 is
  port(a: in STD_LOGIC_VECTOR(1 downto 0);
      y: out STD_LOGIC_VECTOR(3 downto 0));
end;

architecture synth of decoder2_4 is
begin
  process(all) begin
  case a is
    when "00" => y <= "0001";
    when "01" => y <= "0010";
    when "10" => y <= "0100";
    when "11" => y <= "1000";
    when "11" => y <= "1000";
    when others => y <= "0000";
    end case;
end process;
end;</pre>
```

SOLUTIONS

SystemVerilog

```
module decoder6 64(input logic [5:0] a,
                       output logic [63:0] y);
  logic [11:0] y2 4;
  decoder2 4 dec0(a[1:0], y2 4[3:0]);
 decoder2 4 dec1(a[3:2], y2 4[7:4]);
  decoder2_4 dec2(a[5:4], y2_4[11:8]);
  assign y[0] = y2 \ 4[0] \& y2 \ 4[4] \& y2 \ 4[8];
  assign y[1] = y2_4[1] & y2_4[4] & y2_4[8];
  assign y[2] = y2_4[2] & y2_4[4] & y2_4[8];
 assign y[3] = y2_4[3] & y2_4[4] & y2_4[8];
assign y[4] = y2_4[0] & y2_4[5] & y2_4[8];
 assign y[5] = y2 4[1] & y2 4[5] & y2 4[8];
 assign y[6] = y2 \ 4[2] \ & y2 \ 4[5] \ & y2 \ 4[8];
 assign y[7] = y2_4[3] & y2_4[5] & y2_4[8];
 assign y[8] = y2_4[0] & y2_4[6] & y2_4[8];
 assign y[9] = y2_4[1] & y2_4[6] & y2_4[8];
assign y[10] = y2_4[2] & y2_4[6] & y2_4[8];
assign y[11] = y2_4[3] & y2_4[6] & y2_4[8];
 assign y[12] = y2 4[0] & y2 4[7] & y2 4[8];
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
                                                       entity decoder6 64 is
                                                        port(a: in STD LOGIC VECTOR(5 downto 0);
                                                               y: out STD LOGIC VECTOR(63 downto 0));
                                                       end;
                                                     architecture struct of decoder6_64 is
                                                        component decoder2 4
                                                          port(a: in STD LOGIC VECTOR(1 downto 0);
                                                                y: out STD LOGIC VECTOR(3 downto 0));
                                                        end component; signal y2_4: STD_LOGIC_VECTOR(11 downto 0);
                                                       begin
                                                        dec0: decoder2 4 port map(a(1 downto 0),
                                                                                    y2 4(3 downto 0));
                                                        dec1: decoder2_4 port map(a(3 downto 2),
                                                                                     y2_4(7 downto 4));
                                                        dec2: decoder2_4 port map(a(5 downto 4),
                                                                                     y2 4(11 downto 8));
y(0) \le y^2_4(0) and y^2_4(4) and y^2_4(8); y(1) \le y^2_4(1) and y^2_4(4) and y^2_4(8);
                                                         y(20) \le y2_4(0) and y2_4(5) and y2_4(9);
                                                         y(21) \le y2 4(1) and y2 4(5) and y2 4(9);
                                                          y(22) \le y2_4(2) and y2_4(5) and y2_4(9);
                                                          y(23) \le y2_4(3) and y2_4(5) and y2_4(9);
                                                         y(24) <= y2_4(0) and y2_4(6) and y2_4(9);
y(25) <= y2_4(1) and y2_4(6) and y2_4(9);
y(26) <= y2_4(2) and y2_4(6) and y2_4(9);
                                                          y(27) \le y2_4(3) and y2_4(6) and y2_4(9);
                                                          y(28) \le y^2 4(0) and y^2 4(7) and y^2 4(9);
                                                          y(29) \le y2 4(1) and y2 4(7) and y2 4(9);
                                                          y(30) \le y2_4(2) and y2_4(7) and y2_4(9);
                                                          y(31) \le y2^4(3) and y2^4(7) and y2^4(9);
```

(continued from previous page)

SystemVerilog

```
assign y[32] = y2 \ 4[0] \& y2 \ 4[4] \& y2 \ 4[10];
                                                                                 y(32) \le y2 \ 4(0) and y2 \ 4(4) and y2 \ 4(10);
  assign y[33] = y2 4[1] & y2 4[4] & y2 4[10];
                                                                                 y(33) \le y2 4(1) and y2 4(4) and y2 4(10);
  assign y[34] = y2_4[2] & y2_4[4] & y2_4[10];
                                                                                y(34) \le y^2 4(2) and y^2 4(4) and y^2 4(10);
  assign y[35] = y2 4[3] & y2 4[4] & y2 4[10];
                                                                               y(35) \le y2 4(3) and y2 4(4) and y2 4(10);
  assign y[36] = y2 4[0] & y2 4[5] & y2 4[10];
                                                                               y(36) \le y2^4(0) and y2^4(5) and y2^4(10);
                                                                              y(30) <= y2-4(1) and y2-4(5) and y2-4(10);
y(38) <= y2-4(2) and y2-4(5) and y2-4(10);
y(39) <= y2-4(3) and y2-4(5) and y2-4(10);
y(40) <= y2-4(0) and y2-4(6) and y2-4(10);
  assign y[37] = y2_4[1] & y2_4[5] & y2_4[10];
assign y[38] = y2_4[2] & y2_4[5] & y2_4[10];
assign y[39] = y2_4[3] & y2_4[5] & y2_4[10];
assign y[40] = y2_4[0] & y2_4[6] & y2_4[10];
  assign y[41] = y2 \ 4[1] \ & y2 \ 4[6] \ & y2 \ 4[10];
                                                                              y(41) \le y^2 4(1) and y^2 4(6) and y^2 4(10);
  assign y[42] = y2 \ 4[2] \ & y2 \ 4[6] \ & y2 \ 4[10];
                                                                              y(42) \le y2 \ 4(2) \ and \ y2 \ 4(6) \ and \ y2 \ 4(10);
  assign y[43] = y2_4[3] & y2_4[6] & y2_4[10];
                                                                               y(43) \le y2_4(3) and y2_4(6) and y2_4(10);
  assign y[44] = y2_4[0] & y2_4[7] & y2_4[10];
assign y[45] = y2_4[1] & y2_4[7] & y2_4[10];
assign y[46] = y2_4[2] & y2_4[7] & y2_4[10];
assign y[47] = y2_4[2] & y2_4[7] & y2_4[10];
assign y[47] = y2_4[3] & y2_4[7] & y2_4[10];
                                                                              y(44) \le y^2_4(0) and y^2_4(7) and y^2_4(10);
                                                                              y(45) <= y2_4(1) and y2_4(7) and y2_4(10);
y(46) <= y2_4(2) and y2_4(7) and y2_4(10);
y(47) <= y2_4(3) and y2_4(7) and y2_4(10);
  assign y[48] = y2 4[0] & y2 4[4] & y2 4[11];
                                                                              y(48) \le y^2 4(0) and y^2 4(4) and y^2 4(11);
  assign y[49] = y2 4[1] & y2 4[4] & y2 4[11];
                                                                              y(49) \le y2 4(1) and y2 4(4) and y2 4(11);
                                                                              y(50) \le y2_4(2) and y2_4(4) and y2_4(11);
  assign y[50] = y2_4[2] & y2_4[4] & y2_4[11];
  assign y[51] = y2_4[3] & y2_4[4] & y2_4[11];
                                                                               y(51) \le y2_4(3) and y2_4(4) and y2_4(11);
  assign y(52) = y2_4(0) & y2_4(5) & y2_4(11);
assign y(53) = y2_4(1) & y2_4(5) & y2_4(11);
                                                                               y(52) \le y24(0) and y24(5) and y24(11); y(53) \le y24(1) and y24(11);
  assign y[54] = y2 \ 4[2] \ & y2 \ 4[5] \ & y2 \ 4[11];
                                                                               y(54) \le y2 4(2) and y2 4(5) and y2 4(11);
  assign y[55] = y2 4[3] & y2 4[5] & y2 4[11];
                                                                               y(55) \le y2^4(3) and y2^4(5) and y2^4(11);
  assign y[56] = y2 4[0] & y2 4[6] & y2 4[11];
                                                                               y(56) \le y2 \ 4(0) and y2 \ 4(6) and y2 \ 4(11);
  assign y[57] = y2 4[1] & y2 4[6] & y2 4[11];
                                                                               y(57) \le y2^4(1) and y2^4(6) and y2^4(11);
                                                                               y(58) <= y2_4(2) and y2_4(6) and y2_4(11);
y(59) <= y2_4(3) and y2_4(6) and y2_4(11);
y(60) <= y2_4(0) and y2_4(7) and y2_4(11);
  assign y[58] = y2_4[2] & y2_4[6] & y2_4[11];
assign y[59] = y2_4[3] & y2_4[6] & y2_4[11];
  assign y[60] = y2 \ 4[0] \& y2 \ 4[7] \& y2 \ 4[11];
  assign y[61] = y2_4[1] & y2_4[7] & y2_4[11];
assign y[62] = y2_4[2] & y2_4[7] & y2_4[11];
                                                                              y(61) <= y2_4(1) and y2_4(7) and y2_4(11);
y(62) <= y2_4(2) and y2_4(7) and y2_4(11);
                                                                               y(63) \le y2^4(3) and y2^4(7) and y2^4(11);
  assign y[63] = y2 \ 4[3] \& y2 \ 4[7] \& y2 \ 4[11];
endmodule
                                                                              end:
```

Exercise 4.15

(a) $Y = AC + \overline{A}\overline{B}C$

SystemVerilog

```
module ex4 15a(input logic a, b, c,
               output logic y);
 assign y = (a \& c) | (~a \& ~b \& c);
endmodule
```

(b) $Y = \overline{A}\overline{B} + \overline{A}B\overline{C} + \overline{(A+\overline{C})}$

SystemVerilog

```
module ex4 15b(input logic a, b, c,
               output logic y);
  assign y = (~a \& ~b) | (~a \& b \& ~c) | ~(a | ~c);
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 15a is
 port(a, b, c: in STD LOGIC;
              out STD LOGIC);
end:
architecture behave of ex4 15a is
begin
 y <= (not a and not b and c) or (not b and c);
end;
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 15b is
  port(a, \overline{b}, c: in STD LOGIC;
              out STD LOGIC);
       у:
end;
architecture behave of ex4 15b is
 y <= ((not a) and (not b)) or ((not a) and b and
        (not c)) or (not(a or (not c)));
end;
```

$Y = \overline{ABCD} + A\overline{BC} + A\overline{BCD} + ABD + \overline{ABCD} + B\overline{CD} + \overline{ABCD}$

SystemVerilog

```
module ex4 15c(input logic a, b, c, d,
              output logic y);
  assign y = (~a & ~b & ~c & ~d) | (a & ~b & ~c) |
             (a & ~b & c & ~d) | (a & b & d) |
             (~a & ~b & c & ~d) | (b & ~c & d) | ~a;
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 15c is
 port(a, b, c, d: in STD LOGIC;
              out STD LOGIC);
     у:
end:
architecture behave of ex4 15c is
begin
 y <= ((not a) and (not b) and (not c) and (not d)) or
       (a and (not b) and (not c)) or
       (a and (not b) and c and (not d)) or
       (a and b and d) or
       ((not a) and (not b) and c and (not d)) or
       (b and (not c) and d) or (not a);
end;
```

Exercise 4.16

SystemVerilog

```
module ex4_16(input logic a, b, c, d, e, output logic y);  assign \ y = \ {\sim} \ ({\sim} \ (a \ \& \ b) \ \& \ {\sim} \ (c \ \& \ d)) \ \& \ e); endmodule
```

VHDL

SystemVerilog

```
module ex4_17(input logic a, b, c, d, e, f, g
               output logic y);
  logic n1, n2, n3, n4, n5;
  assign n1 = \sim (a \& b \& c);
  assign n2 = \sim (n1 \& d);
 assign n3 = \sim (f \& g);
 assign n4 = \sim (n3 \mid e);
 assign n5 = \sim (n2 \mid n4);
 assign y = \sim (n5 \& n5);
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4 17 is
 port(a, b, c, d, e, f, g: in STD_LOGIC;
                out STD LOGIC);
     у:
architecture synth of ex4 17 is
signal n1, n2, n3, n4, n5: STD LOGIC;
 n1 <= not(a and b and c);
 n2 \le not(n1 \text{ and d});
 n3 \le not(f and g);
 n4 <= not(n3 or e);
 n5 <= not(n2 or n4);
 y <= not (n5 or n5);
end;
```

Verilog

```
module ex4 18(input logic a, b, c, d,
                                                        library IEEE; use IEEE.STD LOGIC 1164.all;
              output logic y);
                                                        entity ex4 18 is
                                                         port(a, b, c, d: in STD LOGIC;
  always comb
    casez ({a, b, c, d})
                                                              y: out STD LOGIC);
      // note: outputs cannot be assigned don't care
      0: y = 1'b0;
      1: y = 1'b0;
                                                        architecture synth of ex4_17 is
      2: y = 1'b0;
                                                        signal vars: STD LOGIC VECTOR(3 downto 0);
       3: y = 1'b0;
       4: y = 1'b0;
                                                         vars <= (a & b & c & d);
       5: y = 1'b0;
                                                         process(all) begin
       6: y = 1'b0;
                                                            case vars is
       7: y = 1'b0;
                                                              -- note: outputs cannot be assigned don't care
      8: y = 1'b1;
                                                             when X"0" => y <= '0';
      9: y = 1'b0;
                                                             when X"1" => y <= '0';
                                                              when X"2" => y <= '0';
     10: y = 1'b0;
     11: y = 1'b1;
                                                              when X"3" => y <= '0';
      12: y = 1'b1;
                                                              when X"4" => y <= '0';
     13: y = 1'b1;
                                                              when X"5" => y <= '0';
     14: y = 1'b0;
                                                              when X"6" => \dot{y} <= '0';
     15: y = 1'b1;
                                                              when X"7" => y <= '0';
                                                              when X"8" => y <= '1';
    endcase
endmodule
                                                              when X"9" => y <= '0';
                                                              when X"A" => y <= '0';
                                                              when X"B" => y <= '1';
                                                              when X"C" => y <= '1';
                                                              when X"D" => \dot{y} <= '1';
                                                              when X"E" => v <= '0';
                                                              when X"F" => y <= '1';
                                                              when others \Rightarrow y \Leftarrow '0';--should never happen
                                                            end case;
                                                          end process;
                                                        end;
```

Exercise 4.19

SystemVerilog

```
module ex4 18(input logic [3:0] a,
               output logic p, d);
  always comb
    case (a)
       0: \{p, d\} = 2'b00;
       1: \{p, d\} = 2'b00;
       2: \{p, d\} = 2'b10;
       3: \{p, d\} = 2'b11;
       4: \{p, d\} = 2'b00;
       5: \{p, d\} = 2'b10;
       6: \{p, d\} = 2'b01;
       7: \{p, d\} = 2'b10;
       8: \{p, d\} = 2'b00;
       9: \{p, d\} = 2'b01;
      10: \{p, d\} = 2'b00;
      11: \{p, d\} = 2'b10;
      12: \{p, d\} = 2'b01;
      13: \{p, d\} = 2'b10;
      14: \{p, d\} = 2'b00;
      15: \{p, d\} = 2'b01;
    endcase
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4_18 is
 port(a: in STD LOGIC VECTOR(3 downto 0);
      p, d: out STD LOGIC);
end:
architecture synth of ex4 18 is
signal vars: STD LOGIC VECTOR(1 downto 0);
begin
p <= vars(1);
 d <= vars(0);
 process(all) begin
   case a is
     when X"0"
                 => vars <= "00";
     when X"1" => vars <= "00";
     when X"2" => vars <= "10";
     when X"3" => vars <= "11";
     when X"4" => vars <= "00";
     when X"5"
                => vars <= "10";
     when X"6"
                 => vars <= "01";
     when X"7"
                => vars <= "10";
     when X"8"
                => vars <= "00";
     when X"9"
                => vars <= "01";
     when X"A" => vars <= "00";
     when X"B" => vars <= "10";
     when X"C"
                 => vars <= "01";
     when X"D"
                => vars <= "10";
     when X"E"
                => vars <= "00";
     when X"F" => vars <= "01";
     when others => vars <= "00";
   end case;
 end process;
end;
```

Exercise 4.20

SystemVerilog

```
module priority_encoder(input logic [7:0] a,
                       output logic [2:0] y,
                       output logic
                                          none);
 always comb
    casez (a)
      8'b000000000: begin y = 3'd0; none = 1'b1; end
      8'b00000001: begin y = 3'd0; none = 1'b0; end
      8'b0000001?: begin y = 3'd1; none = 1'b0; end
      8'b000001??: begin y = 3'd2; none = 1'b0; end
      8'b00001???: begin y = 3'd3; none = 1'b0; end
      8'b0001????: begin y = 3'd4; none = 1'b0; end
      8'b001?????: begin y = 3'd5; none = 1'b0; end
      8'b01??????: begin y = 3'd6; none = 1'b0; end
      8'b1???????: begin y = 3'd7; none = 1'b0; end
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity priority encoder is
           in STD LOGIC VECTOR(7 downto 0);
  port(a:
       y: out STD LOGIC VECTOR(2 downto 0);
       none: out STD LOGIC);
architecture synth of priority encoder is
process(all) begin
  case? a is
    when "00000000" => y <= "000"; none <= '1';
     when "00000001" \Rightarrow y <= "000"; none <= '0';
     when "0000001-" \Rightarrow y <= "001"; none <= '0';
      when "000001--" \Rightarrow y <= "010"; none <= '0';
      when "00001---" \Rightarrow y <= "011"; none <= '0';
      when "0001----" \Rightarrow y <= "100"; none <= '0';
      when "001----" => y <= "101"; none <= '0';
      when "01----" => y <= "110"; none <= '0';
      when "1-----" \Rightarrow y <= "111"; none <= '0';
                      => y <= "000"; none <= '0';
      when others
    end case?;
  end process;
end;
```

SystemVerilog

```
module priority encoder2(input logic [7:0] a,
                         output logic [2:0] y, z,
                         output logic none);
 always comb
 begin
   casez (a)
       8'b000000000: begin y = 3'd0; none = 1'b1; end
       8'b00000001: begin y = 3'd0; none = 1'b0; end
       8'b0000001?: begin y = 3'd1; none = 1'b0; end
       8'b000001??: begin y = 3'd2; none = 1'b0; end
       8'b00001???: begin y = 3'd3; none = 1'b0; end
       8'b0001????: begin y = 3'd4; none = 1'b0; end
       8'b001?????: begin y = 3'd5; none = 1'b0; end
       8'b01??????: begin y = 3'd6; none = 1'b0; end
       8'b1???????: begin y = 3'd7; none = 1'b0; end
   endcase
   casez (a)
      8'b00000011: z = 3'b0000;
      8'b00000101: z = 3'b000;
     8'b00001001: z = 3'b0000;
     8'b00010001: z = 3'b000;
     8'b00100001: z = 3'b000;
     8'b01000001: z = 3'b000;
     8'b10000001: z = 3'b000;
      8'b0000011?: z = 3'b001;
     8'b0000101?: z = 3'b001;
     8'b0001001?: z = 3'b001;
     8'b0010001?: z = 3'b001;
     8'b0100001?: z = 3'b001;
     8'b1000001?: z = 3'b001;
      8'b000011??: z = 3'b010;
     8'b000101??: z = 3'b010;
     8'b001001??: z = 3'b010;
     8'b010001??: z = 3'b010;
     8'b100001??: z = 3'b010;
     8'b00011???: z = 3'b011;
     8'b00101???: z = 3'b011;
     8'b01001???: z = 3'b011;
     8'b10001???: z = 3'b011;
     8'b0011????: z = 3'b100;
     8'b0101?????: z = 3'b100;
     8'b1001????: z = 3'b100;
     8'b011??????: z = 3'b101;
      8'b101?????: z = 3'b101;
     8'b11???????: z = 3'b110;
               z = 3'b000;
      default:
 end
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity priority_encoder2 is
  port(a: in STD LOGIC VECTOR(7 downto 0);
        y, z: out STD LOGIC VECTOR(2 downto 0);
        none: out STD_LOGIC);
end;
architecture synth of priority encoder is
 process(all) begin
  case? a is
    when "00000000" => y <= "000"; none <= '1';
     when "00000001" => y <= "000"; none <= '0';
when "0000001-" => y <= "001"; none <= '0';
     when "000001--" \Rightarrow y <= "010"; none <= '0';
      when "00001---" => y <= "011"; none <= '0';
      when "0001----" \Rightarrow \dot{y} <= "100"; none <= '0';
      when "001----" \Rightarrow y \Leftarrow "101"; none \Leftarrow '0';
       when "01----" => y <= "110"; none <= '0';
       when "1-----" \Rightarrow y <= "111"; none <= '0';
      when others => y <= "000"; none <= '0';
    end case?:
    case? a is
       when "00000011" \Rightarrow z <= "000";
       when "00000101" \Rightarrow z <= "000";
       when "00001001" \Rightarrow z \Leftarrow "000";
       when "00001001" \Rightarrow z <= "000";
      when "00010001" => z <= "000";
      when "00100001" \Rightarrow z \Leftarrow "000";
      when "01000001" \Rightarrow z <= "000";
      when "10000001" \Rightarrow z <= "000";
      when "0000011-" \Rightarrow z \Leftarrow "001";
       when "0000101-" \Rightarrow z <= "001";
       when "0001001-" \Rightarrow z \Leftarrow "001";
       when "0010001-" \Rightarrow z \Leftarrow "001";
       when "0100001-" \Rightarrow z <= "001";
       when "1000001-" \Rightarrow z \Leftarrow "001";
       when "000011--" \Rightarrow z <= "010";
       when "000101--" \Rightarrow z <= "010";
       when "001001--" \Rightarrow z <= "010";
       when "010001--" \Rightarrow z <= "010";
      when "100001--" => z <= "010";
      when "00011---" => z <= "011";
      when "00101---" => z <= "011";
      when "01001---" \Rightarrow z <= "011";
       when "10001---" => z <= "011";
       when "0011----" \Rightarrow z <= "100";
       when "0101----" \Rightarrow z <= "100";
       when "1001----" => z <= "100";
       when "011----" \Rightarrow z <= "101";
       when "101----" => z <= "101";
       when "11----" \Rightarrow z <= "110";
       when others
                         => z <= "000";
     end case?:
  end process;
end:
```

SOLUTIONS chapter 4

Exercise 4.22

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity thermometer is
 port(a: in STD LOGIC VECTOR(2 downto 0);
        y: out STD LOGIC VECTOR(6 downto 0));
end;
architecture synth of thermometer is
begin
 process(all) begin
    case a is
       when "000" \Rightarrow y <= "0000000";
       when "001" \Rightarrow y \Leftarrow "0000001";
      when "010" => y <= "0000011";
when "011" => y <= "0000111";
when "100" => y <= "0001111";
       when "101" \Rightarrow y \Leftarrow "0011111";
       when "110" \Rightarrow y \Leftarrow "0111111";
       when "111" => y <= "11111111";
       when others => y <= "0000000";
    end case;
  end process;
end;
```


SystemVerilog

```
module month31days(input logic [3:0] month,
                  output logic
  always_comb
    casez (month)
               y = 1'b1;
      1:
               y = 1'b0;
      2:
      3:
              v = 1'b1;
       4:
              y = 1'b0;
      5:
              y = 1'b1;
              y = 1'b0;
       6:
               y = 1'b1;
       7:
               y = 1'b1;
       8:
               y = 1'b0;
       9:
      10:
              y = 1'b1;
      11:
              y = 1'b0;
       12:
               y = 1'b1;
      default: y = 1'b0;
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity month31days is
 port(a: in STD_LOGIC_VECTOR(3 downto 0);
           out STD LOGIC);
end;
architecture synth of month31days is
 process(all) begin
   case a is
     when X"1"
                 => y <= '1';
     when X"2"
                => y <= '0';
     when X"3"
                => v <= '1';
     when X"4"
                 => y <= '0';
     when X"5"
                 => y <= '1';
     when X"6"
                 => y <= '0';
     when X"7"
                 => y <= '1';
     when X"8"
                 => y <= '1';
     when X"9"
                 => y <= '0';
     when X"A"
                 => y <= '1';
     when X"B"
                 => y <= '0';
     when X"C" => y <= '1';
     when others => y <= '0';
   end case;
 end process;
end;
```

Exercise 4.24



© 2015 Elsevier, Inc.



FIGURE 4.1 State transition diagram for Exercise 4.25

Exercise 4.26

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity srlatch is
                 in STD_LOGIC;
 port(s, r:
      q, qbar: out STD_LOGIC);
architecture synth of srlatch is
signal qqbar: STD_LOGIC_VECTOR(1 downto 0);
signal sr: STD LOGIC VECTOR(1 downto 0);
begin
 q <= qqbar(1);
 qbar <= qqbar(0);
 sr <= s & r;
 process(all) begin
   if s = '1' and r = '0'
     then qqbar <= "10";
   elsif s = '0' and r = '1'
     then qqbar <= "01";
    elsif s = '1' and r = '1'
     then qqbar <= "00";
   end if;
 end process;
end;
```

SystemVerilog

```
module jkflop(input logic j, k, clk,
             output logic q);
 always @(posedge clk)
   case ({j,k})
     2'b01: q <= 1'b0;
     2'b10: q <= 1'b1;
    2'b11: q <= ~q;
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity jkflop is
 port(j, k, clk: in STD_LOGIC;
     q: inout STD_LOGIC);
end;
architecture synth of jkflop is
signal jk: STD LOGIC VECTOR(1 downto 0);
begin
 jk <= j & k;
 process(clk) begin
   if rising edge(clk) then
     if j = '1' and k = '0'
       then q <= '1';
     elsif j = '0' and k = '1'
       then q <= '0';
     elsif j = '1' and k = '1'
       then q <= not q;
     end if;
   end if;
 end process;
end;
```

Exercise 4.28

SystemVerilog

```
module latch3 18(input logic d, clk,
                output logic q);
 logic n1, n2, clk b;
 assign #1 n1 = clk & d;
 assign clk b = ~clk;
 assign #1 n2 = clk b & q;
 assign #1 q = n1 \mid n2;
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity latch3 18 is
port(d, clk: in STD LOGIC;
    q: inout STD LOGIC);
architecture synth of latch3 18 is
signal n1, clk_b, n2: STD_LOGIC;
begin
 n1 <= (clk and d) after 1 ns;
 clk b <= (not clk);
 n2 \le (c1k b and q) after 1 ns;
 q \le (n1 \text{ or } n2) \text{ after } 1 \text{ ns};
```

This circuit is in error with any delay in the inverter.

SystemVerilog

```
module trafficFSM(input logic clk, reset, ta, tb,
                 output logic [1:0] la, lb);
 typedef enum logic [1:0] {S0, S1, S2, S3}
   statetype;
  statetype [1:0] state, nextstate;
 parameter green = 2'b00;
 parameter yellow = 2'b01;
 parameter red = 2'b10;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
   else state <= nextstate;
  // Next State Logic
  always comb
   case (state)
     S0: if (ta) nextstate = S0;
       else nextstate = S1;
     S1: nextstate = S2;
     S2: if (tb) nextstate = S2;
       else nextstate = S3;
     s3:
             nextstate = S0;
   endcase
  // Output Logic
  always comb
   case (state)
     S0: {la, lb} = {green, red};
     S1: {la, lb} = {yellow, red};
     S2: {la, lb} = {red, green};
     S3: {la, lb} = {red, yellow};
   endcase
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity trafficFSM is
port(clk, reset, ta, tb: in STD LOGIC;
       la, lb: inout STD LOGIC VECTOR(1 downto 0));
end;
architecture behave of trafficFSM is
 type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
  signal lalb: STD LOGIC VECTOR(3 downto 0);
begin
 -- state register
 process(clk, reset) begin
   if reset then state <= S0;
   elsif rising edge(clk) then
     state <= nextstate;
   end if;
 end process;
 -- next state logic
 process(all) begin
   case state is
     when S0 \Rightarrow if ta then
                      nextstate <= S0;
                  else nextstate <= S1;
                 end if:
      when S1 => nextstate <= S2;
      when S2 \Rightarrow if tb then
                      nextstate <= S2;
                 else nextstate <= S3;
                 end if;
      when S3 => nextstate <= S0;
     when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  la <= lalb(3 downto 2);</pre>
  lb <= lalb(1 downto 0);</pre>
  process(all) begin
    case state is
                   lalb <= "0010";
      when S0 =>
                   lalb <= "0110";
      when S1 =>
      when S2 => lalb <= "1000";
when S3 => lalb <= "1001";
      when others => lalb <= "1010";
    end case;
  end process;
end;
```

Exercise 4.30

Mode Module

SystemVerilog

```
module mode(input logic clk, reset, p, r,
           output logic m);
  typedef enum logic {S0, S1} statetype;
  statetype state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
  if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
  always comb
    case (state)
     S0: if (p) nextstate = S1;
        else nextstate = S0;
     S1: if (r) nextstate = S0;
       else nextstate = S1;
    endcase
  // Output Logic
  assign m = state;
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mode is
 port(clk, reset, p, r: in STD LOGIC;
                         out STD LOGIC);
      m:
end;
architecture synth of mode is
 type statetype is (S0, S1);
  signal state, nextstate: statetype;
begin
  -- state register
 process(clk, reset) begin
   if reset then state <= S0;
   elsif rising edge(clk) then
     state <= nextstate;
   end if;
 end process;
 -- next state logic
  process(all) begin
    case state is
      when S0 \Rightarrow if p then
                      nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S1 \Rightarrow if r then
                     nextstate <= S0;
                 else nextstate <= S1;
                 end if;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  m <= '1' when state = S1 else '0';
end;
```

(continued on next page)

Lights Module

SystemVerilog

```
module lights (input logic clk, reset, ta, tb, m,
             output logic [1:0] la, lb);
 typedef enum logic [1:0] {S0, S1, S2, S3}
   statetype;
 statetype [1:0] state, nextstate;
 parameter green = 2'b00;
 parameter yellow = 2'b01;
 parameter red = 2'b10;
 // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
   else state <= nextstate;
  // Next State Logic
 always comb
   case (state)
     S0: if (ta) nextstate = S0;
     else nextstate = S1;
S1: nextstate = S2:
                    nextstate = S2;
     S2: if (tb \mid m) nextstate = S2;
        else nextstate = S3;
nextstate = S0;
   endcase
  // Output Logic
 always comb
   case (state)
     S0: {la, lb} = {green, red};
     S1: {la, lb} = {yellow, red};
     S2: {la, lb} = {red, green};
     S3: {la, lb} = {red, yellow};
   endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity lights is
 port(clk, reset, ta, tb, m: in STD LOGIC;
      la, lb: out STD LOGIC VECTOR(1 downto 0));
architecture synth of lights is
 type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
 signal lalb: STD LOGIC VECTOR(3 downto 0);
 -- state register
 process(clk, reset) begin
  if reset then state <= S0;
  elsif rising edge(clk) then
    state <= nextstate;
   end if;
 end process;
-- next state logic
process(all) begin
  case state is
    when SO => if ta then
                     nextstate <= S0;
                 else nextstate <= S1;
                end if;
      when S1 => nextstate <= S2;
      when S2 \Rightarrow if ((tb or m) = '1') then
                     nextstate <= S2;
                 else nextstate <= S3;
                end if;
     when S3 => nextstate <= S0;
     when others => nextstate <= S0;
   end case;
  end process;
  -- output logic
  la <= lalb(3 downto 2);</pre>
  lb <= lalb(1 downto 0);</pre>
  process(all) begin
   case state is
                  lalb <= "0010";
      when S0 =>
                  lalb <= "0110";
      when S1 =>
     when S2 => lalb <= "1000";
when S3 => lalb <= "1001";
     when others => lalb <= "1010";
   end case;
  end process;
end;
```

(continued on next page)

Controller Module

SystemVerilog

```
module controller(input logic clk, reset, p,
                             r, ta, tb,
                  output logic [1:0] la, lb);
  mode modefsm(clk, reset, p, r, m);
  lights lightsfsm(clk, reset, ta, tb, m, la, lb);
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity controller is
port(clk, reset: in STD LOGIC;
     p, r, ta: in STD_LOGIC;
tb: in STD_LOGIC;
       la, lb: out STD LOGIC VECTOR(1 downto 0));
end;
architecture struct of controller is
 component mode
   port(clk, reset, p, r: in STD LOGIC;
              out STD LOGIC);
       m:
  end component;
  component lights
   port(clk, reset, ta, tb, m: in STD LOGIC;
        la, lb: out STD_LOGIC_VECTOR(1 downto 0));
  end component;
begin
 modefsm: mode port map(clk, reset, p, r, m);
  lightsfsm: lights port map(clk, reset, ta, tb,
                           m, la, lb);
end;
```

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fig3_42 is
port(clk, a, b, c, d: in STD_LOGIC;
     x, y: out STD LOGIC);
end;
architecture synth of fig3 40 is
 signal n1, n2, areg, breg, creg, dreg: STD LOGIC;
 process(clk) begin
   if rising edge(clk) then
    areg <= a;
    breg <= b;
    creq <= c;
    dreg <= d;
    x \le n2;
    y <= not (dreg or n2);
   end if;
 end process;
 n1 <= areg and breg;
 n2 <= n1 or creg;
end;
```

SystemVerilog

```
module fig3 69(input logic clk, reset, a, b,
              output logic q);
  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
    else state <= nextstate;
  // Next State Logic
  always comb
    case (state)
     S0: if (a) nextstate = S1;
        else nextstate = S0;
     S1: if (b) nextstate = S2;
       else nextstate = S0;
     S2: nextstate = S0;
default: nextstate = S0;
    endcase
 // Output Logic
  assign q = state[1];
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fig3 69 is
port(clk, reset, a, b: in STD LOGIC;
                     out STD LOGIC);
      q:
end;
architecture synth of fig3 69 is
 type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S0;
   elsif rising edge(clk) then
     state <= nextstate;
   end if;
 end process;
 -- next state logic
 process(all) begin
    case state is
     when S0 \Rightarrow if a then
                    nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S1 \Rightarrow if b then
                     nextstate <= S2;
                 else nextstate <= S0;
                end if;
      when S2 => nextstate <= S0;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  q <= '1' when state = S2 else '0';</pre>
end;
```

SystemVerilog

```
module fig3 70(input logic clk, reset, a, b,
              output logic q);
  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
   else state <= nextstate;
  // Next State Logic
  always comb
   case (state)
                 nextstate = S1;
     S0: if (a)
       else
                  nextstate = S0;
     S1: if (b) nextstate = S2;
                  nextstate = S0;
        else
     S2: if (a & b) nextstate = S2;
         else nextstate = S0;
                   nextstate = S0;
     default:
   endcase
  // Output Logic
  always comb
   case (state)
     S0:
                   q = 0;
                   q = 0;
     s1 ·
     S2: if (a \& b) q = 1;
     else q = 0; default: q = 0;
   endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fig3 70 is
port(clk, reset, a, b: in STD LOGIC;
                     out STD LOGIC);
      q:
end;
architecture synth of fig3 70 is
 type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S0;
   elsif rising edge(clk) then
    state <= nextstate;
   end if;
 end process;
-- next state logic
 process(all) begin
    case state is
     when S0 \Rightarrow if a then
                     nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S1 \Rightarrow if b then
                     nextstate <= S2;
                 else nextstate <= S0;
                 end if;
      when S2 \Rightarrow if (a = '1' and b = '1') then
                      nextstate <= S2;
                 else nextstate <= S0;
                 end if:
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  q \le '1' when ( (state = S2) and
                 (a = '1' \text{ and } b = '1'))
           else '0';
end;
```

SystemVerilog

```
module ex4 34(input logic clk, reset, ta, tb,
             output logic [1:0] la, lb);
 typedef enum logic [2:0] {S0, S1, S2, S3, S4, S5}
   statetype;
 statetype [2:0] state, nextstate;
 parameter green = 2'b00;
 parameter vellow = 2'b01;
 parameter red = 2'b10;
  // State Register
 always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
           state <= nextstate;
   else
 // Next State Logic
 always_comb
   case (state)
     S0: if (ta) nextstate = S0;
       else nextstate = S1;
     S1: nextstate = S2;
S2: nextstate = S3;
     S3: if (tb) nextstate = S3;
      else nextstate = S4;
     S4: nextstate = S5;
     S5:
               nextstate = S0;
   endcase
 // Output Logic
 always comb
   case (state)
     S0: {la, lb} = {green, red};
     S1: {la, lb} = {yellow, red};
     S2: {la, lb} = {red, red};
     S3: {la, lb} = {red, green};
     S4: {la, lb} = {red, yellow};
     S5: {la, lb} = {red, red};
   endcase
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 34 is
 port(clk, reset, ta, tb: in STD LOGIC;
        la, lb: out STD LOGIC VECTOR(1 downto 0));
end;
architecture synth of ex4 34 is
 type statetype is (S0, S1, S2, S3, S4, S5);
 signal state, nextstate: statetype;
  signal lalb: STD_LOGIC_VECTOR(3 downto 0);
  -- state register
  process(clk, reset) begin
   if reset then state <= S0;
    elsif rising edge(clk) then
      state <= nextstate;
    end if;
  end process;
 -- next state logic
 process(all) begin
   case state is
     when S0 => if ta = '1' then
                       nextstate <= S0;
                   else nextstate <= S1;
                  end if;
       when S1 => nextstate <= S2;
       when S2 => nextstate <= S3;
       when S3 \Rightarrow if tb \Rightarrow '1' then
                       nextstate <= S3;
                   else nextstate <= S4;
                  end if;
      when S4 => nextstate <= S5;
when S5 => nextstate <= S0;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  la <= lalb(3 downto 2);
  lb <= lalb(1 downto 0);</pre>
  process(all) begin
    case state is
      when S0 => lalb <= "0010";
when S1 => lalb <= "0110";
when S2 => lalb <= "1010";</pre>
       when S3 => lalb <= "1000";
      when S4 => lalb <= "1001";
when S5 => lalb <= "1010";
      when others => lalb <= "1010";
    end case;
  end process;
end;
```

SOLUTIONS chapter 4

SystemVerilog

```
module daughterfsm(input logic clk, reset, a,
                 output logic smile);
 typedef enum logic [1:0] {S0, S1, S2, S3, S4}
   statetype;
 statetype [2:0] state, nextstate;
 // State Register
 always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
           state <= nextstate;
 // Next State Logic
 always comb
   case (state)
     S0: if (a) nextstate = S1;
        else nextstate = S0;
     S1: if (a) nextstate = S2;
        else nextstate = S0;
     S2: if (a) nextstate = S4;
         else nextstate = S3;
     S3: if (a) nextstate = S1;
        else nextstate = S0;
     S4: if (a) nextstate = S4;
        else nextstate = S3;
     default: nextstate = S0;
    endcase
 // Output Logic
 assign smile = ((state == S3) & a) |
               ((state == S4) & ~a);
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity daughterfsm is
  port(clk, reset, a: in STD LOGIC;
        smile: out STD LOGIC);
  end;
 architecture synth of daughterfsm is
  type statetype is (S0, S1, S2, S3, S4);
    signal state, nextstate: statetype;
 begin
    -- state register
    process(clk, reset) begin
     if reset then state <= S0;
     elsif rising edge(clk) then
       state <= nextstate;
     end if:
   end process;
   -- next state logic
   process(all) begin
     case state is
       when S0 \Rightarrow if a then
                       nextstate <= S1;
                   else nextstate <= S0;
                   end if;
        when S1 => if a then
                       nextstate <= S2;
                   else nextstate <= S0;
                   end if;
        when S2 \Rightarrow if a then
                       nextstate <= S4;
                   else nextstate <= S3;
                   end if;
        when S3 => if a then
                       nextstate <= S1;
                   else nextstate <= S0;
                   end if;
        when S4 \Rightarrow if a then
                        nextstate <= S4;
                   else nextstate <= S3;
                   end if;
        when others => nextstate <= S0;
      end case:
    end process;
    -- output logic
    smile \leftarrow '1' when ( ((state = S3) and (a = '1')) or
                        ((state = S4) and (a = '0')) )
             else '0';
  end:
```

© 2015 Elsevier, Inc.

122

SOLUTIONS

chapter 4

© 2015 Elsevier, Inc. 123

SOLUTIONS

(starting on next page)

SystemVerilog

```
module ex4 36(input logic clk, reset, n, d, q,
            output logic dispense,
                         return5, return10,
                         return2 10);
 typedef enum logic [3:0] {SO = 4'b0000,
                         S5 = 4'b0001,
                          S10 = 4'b0010,
                          S25 = 4'b0011.
                          s30 = 4'b0100,
                          S15 = 4'b0101,
                          S20 = 4'b0110,
                          835 = 4'b0111,
                          840 = 4'b1000,
                         S40 = 4'b1000,
S45 = 4'b1001}
  statetype;
  statetype [3:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
   else state <= nextstate;
  // Next State Logic
  always comb
   case (state)
     S0:
            if (n) nextstate = S5;
          else if (d) nextstate = S10;
          else if (q) nextstate = S25;
                   nextstate = S0;
          else
          if (n) nextstate = S10;
          else if (d) nextstate = S15;
          else if (q) nextstate = S30;
                   nextstate = S5;
          else
     S10: if (n) nextstate = S15;
          else if (d) nextstate = S20;
          else if (q) nextstate = S35;
          else nextstate = S10;
     S25:
                    nextstate = S0;
                   nextstate = S0;
     S30:
     S15: if (n) nextstate = S20;
          else if (d) nextstate = S25;
          else if (q) nextstate = S40;
                   nextstate = S15;
          else
     S20: if (n) nextstate = S25;
          else if (d) nextstate = S30;
          else if (q) nextstate = S45;
         else nextstate = S20;
                   nextstate = S0;
     S35:
     S40:
                   nextstate = S0;
nextstate = S0;
     S45.
     default: nextstate = S0;
   endcase
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
      entity ex4 36 is
        port(clk, reset, n, d, q: in STD LOGIC;
             dispense, return5, return10: out STD LOGIC;
              return2 10: out STD LOGIC);
end;
  architecture synth of ex4_36 is
      type statetype is (S0, S5, S10, S25, S30, S15, S20,
                          S35, S40, S45);
         signal state, nextstate: statetype;
      begin
        -- state register
        process(clk, reset) begin
           if reset then state <= S0;
           elsif rising_edge(clk) then
            state <= nextstate;
           end if;
         end process;
         -- next state logic
          process(all) begin
           case state is
            when S0 =>
              if n then nextstate <= S5;
              elsif d then nextstate <= S10;
               elsif q then nextstate <= S25;
               else
                         nextstate <= S0;
               end if;
            when S5 =>
              if n then nextstate <= S10;
              elsif d then nextstate <= S15;
              elsif q then nextstate <= S30;
              else
end if;
                       nextstate <= S5;
            when S10 =>
              if n then nextstate <= S15;
               elsif d then nextstate <= S20;
              elsif q then nextstate <= S35;
              else
                     nextstate <= S10;
               end if;
            when S25 => nextstate <= S0;
            when S30 => nextstate <= S0;
            when S15 =>
              if n then nextstate <= S20;
              elsif d then nextstate <= S25;
               elsif q then nextstate <= S40;
                     nextstate <= S15;
               else
               end if;
             when S20 =>
               if n then nextstate <= S25;
                elsif d then nextstate <= S30;
               elsif q then nextstate <= S45;
                      nextstate <= S20;
               else
               end if;
              when S35 => nextstate <= S0;
              when S40 => nextstate <= S0;
              when S45 => nextstate <= S0;
              when others => nextstate <= S0;
            end case;
          end process;
```

(continued from previous page)

SystemVerilog

VHDL

```
-- output logic
 dispense <= '1' when ((state = S25) or
                          (state = S30) or
                          (state = S35) or
                          (state = S40) or
                          (state = S45))
                else '0';
            <= '1' when ((state = S30) or
 return5
                          (state = S40))
                else '0';
 return10
           <= '1' when ((state = S35) or
                          (state = S40))
                else '0';
 return2 10 <= '1' when (state = S45)
                else '0';
end;
```

SystemVerilog

```
module ex4_37(input logic
                               clk, reset,
             output logic [2:0] q);
  typedef enum logic [2:0] {S0 = 3'b000,
                           S1 = 3'b001.
                            S2 = 3'b011,
                           s3 = 3'b010,
                           S4 = 3'b110,
                            S5 = 3'b111,
                           S6 = 3'b101,
                           S7 = 3'b100
    statetype;
  statetype [2:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
  always comb
    case (state)
     S0: nextstate = S1;
     S1: nextstate = S2;
      S2: nextstate = S3;
     S3: nextstate = S4;
     S4: nextstate = S5;
     S5: nextstate = S6;
     S6: nextstate = S7;
     S7: nextstate = S0;
    endcase
  // Output Logic
 assign q = state;
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
 entity ex4 37 is
 port(clk: in STD_LOGIC;
  reset: in STD LOGIC;
        q: out STD LOGIC VECTOR(2 downto 0));
end;
architecture synth of ex4 37 is
 signal state: STD LOGIC VECTOR(2 downto 0);
  signal nextstate: STD_LOGIC_VECTOR(2 downto 0);
 begin
  -- state register
   process(clk, reset) begin
    if reset then state <= "000";
    elsif rising edge(clk) then
      state <= nextstate;
     end if;
   end process;
   -- next state logic
   process(all) begin
     case state is
       when "000" => nextstate <= "001";
       when "001" => nextstate <= "011";
       when "011" => nextstate <= "010";
       when "010" => nextstate <= "110";
       when "110" => nextstate <= "111";
       when "111" => nextstate <= "101";
       when "101" => nextstate <= "100";
       when "100" => nextstate <= "000";
       when others => nextstate <= "000";
     end case;
   end process;
   -- output logic
   q <= state;
 end;
```

SystemVerilog

```
module ex4 38(input logic clk, reset, up,
             output logic [2:0] q);
  typedef enum logic [2:0] {
   S0 = 3'b000,
   S1 = 3'b001,
   S2 = 3'b011,
   S3 = 3'b010.
   S4 = 3'b110,
   S5 = 3'b111,
   S6 = 3'b101,
   S7 = 3'b100} statetype;
  statetype [2:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
            state <= nextstate;
  // Next State Logic
  always comb
   case (state)
     S0: if (up) nextstate = S1;
        else nextstate = S7;
     S1: if (up) nextstate = S2;
        else nextstate = S0;
     S2: if (up) nextstate = S3;
         else nextstate = S1;
     S3: if (up) nextstate = S4;
       else nextstate = S2;
     S4: if (up) nextstate = S5;
         else nextstate = S3;
     S5: if (up) nextstate = S6;
         else nextstate = S4;
     S6: if (up) nextstate = S7;
        else nextstate = S5;
      S7: if (up) nextstate = S0;
        else nextstate = S6;
   endcase
  // Output Logic
  assign q = state;
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 38 is
  port(clk: in STD_LOGIC;
     reset: in STD_LOGIC;
       up: in STD_LOGIC;
       q: out STD_LOGIC_VECTOR(2 downto 0));
end;
architecture synth of ex4 38 is
 signal state: STD LOGIC VECTOR(2 downto 0);
  signal nextstate: STD_LOGIC_VECTOR(2 downto 0);
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= "000";
   elsif rising edge(clk) then
     state <= nextstate;
   end if:
  end process;
  -- next state logic
  process(all) begin
   case state is
      when "000" \Rightarrow if up then
                      nextstate <= "001";
                       nextstate <= "100";
                     end if:
      when "001" \Rightarrow if up then
                       nextstate <= "011";
                     else
                       nextstate <= "000";
                     end if;
      when "011" \Rightarrow if up then
                      nextstate <= "010";
                      nextstate <= "001";
                     end if;
      when "010" => if up then
                       nextstate <= "110";
                       nextstate <= "011";
                     end if;
```

(continued on next page)

(continued from previous page)

VHDL

```
when "110" \Rightarrow if up then
                      nextstate <= "111";
                      nextstate <= "010";
                    end if;
      when "111" \Rightarrow if up then
                      nextstate <= "101";
                     else
                      nextstate <= "110";
                    end if;
      when "101" \Rightarrow if up then
                      nextstate <= "100";
                      nextstate <= "111";
                    end if;
      when "100" => if up then
                      nextstate <= "000";
                    else
                      nextstate <= "101";
                    end if;
     when others => nextstate <= "000";
   end case;
 end process;
 -- output logic
 q <= state;
end;
```

Exercise 4.39

Option 1

SystemVerilog

endmodule

```
module ex4 39(input logic clk, reset, a, b,
            output logic z);
 typedef enum logic [1:0] {S0, S1, S2, S3}
   statetype;
 statetype [1:0] state, nextstate;
 // State Register
 always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
   else state <= nextstate;
 // Next State Logic
 always comb
   case (state)
     S0: case ({b,a})
           2'b00: nextstate = S0;
           2'b01: nextstate = S3;
           2'b10: nextstate = S0;
           2'b11: nextstate = S1;
         endcase
     S1: case ({b,a})
           2'b00: nextstate = S0;
           2'b01: nextstate = S3;
           2'b10: nextstate = S2;
           2'b11: nextstate = S1;
         endcase
     S2: case ({b,a})
           2'b00: nextstate = S0;
           2'b01: nextstate = S3;
           2'b10: nextstate = S2;
           2'b11: nextstate = S1;
         endcase
     S3: case ({b,a})
           2'b00: nextstate = S0;
           2'b01: nextstate = S3;
           2'b10: nextstate = S2;
           2'b11: nextstate = S1;
         endcase
     default: nextstate = S0;
   endcase
 // Output Logic
 always comb
   case (state)
     so: z = a \& b;
     S1:
             z = a \mid b;
     default: z = 1'b0;
   endcase
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 39 is
  port(clk: in STD LOGIC;
       reset: in STD LOGIC;
         a, b: in STD LOGIC;
         z: out STD LOGIC);
 end;
 architecture synth of ex4 39 is
   type statetype is (S0, \overline{S1}, S2, S3);
    signal state, nextstate: statetype;
   signal ba: STD_LOGIC_VECTOR(1 downto 0);
 begin
   -- state register
   process(clk, reset) begin
   if reset then state <= S0;
     elsif rising edge(clk) then
       state <= nextstate;
     end if;
  end process;
   -- next state logic
   ba <= b & a;
   process(all) begin
     case state is
       when SO =>
         case (ba) is
            when "00" => nextstate <= S0;
           when "01" => nextstate <= S3;
when "10" => nextstate <= S0;
when "11" => nextstate <= S1;
            when others => nextstate <= S0;
          end case:
       when S1 =>
         case (ba) is
           when "00" => nextstate <= S0;
when "01" => nextstate <= S3;
            when "10" => nextstate <= S2;
            when "11" => nextstate <= S1;
            when others => nextstate <= S0;
          end case;
        when S2 =>
          case (ba) is
            when "00" => nextstate <= S0;
when "01" => nextstate <= S3;
            when "10" => nextstate <= S2;
           when "11" => nextstate <= S1;
            when others => nextstate <= S0;
          end case;
        when S3 =>
          case (ba) is
            when "00" => nextstate <= S0;
            when "01" => nextstate <= S3;
            when "10" => nextstate <= S2;
            when "11" => nextstate <= S1;
            when others => nextstate <= S0;
          end case:
                        => nextstate <= S0;
        when others
      end case;
    end process;
```

(continued from previous page)

VHDL

```
-- output logic
 process(all) begin
   case state is
                 => if (a = '1' and b = '1')
     when S0
                    then z <= '1';
                     else z <= '0';
                     end if;
                  => if (a = '1' or b = '1')
      when S1
                    then z <= '1';
                    else z <= '0';
                    end if;
                  => if (a = '1' and b = '1')
      when S2
                    then z <= '1';
                    else z <= '0';
                    end if;
      when S3
                 => if (a = '1' or b = '1')
                    then z <= '1';
                    else z <= '0';
                    end if;
     when others \Rightarrow z <= '0';
   end case;
 end process;
end;
```

Option 2

SystemVerilog

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 37 is
 port(clk: in STD_LOGIC;
    a, b: in STD_LOGIC;
       z: out STD LOGIC);
end;
architecture synth of ex4 37 is
 signal aprev, nland, n2or: STD_LOGIC;
begin
  -- state register
  process(clk) begin
   if rising edge(clk) then
     aprev <= a;
   end if;
  end process;
  z \le (a \text{ or aprev}) \text{ when } b = '1' \text{ else}
       (a and aprev);
end;
```

Exercise 4.40

SystemVerilog

```
module fsm_y(input clk, reset, a,
           output y);
  typedef enum logic [1:0] {S0=2'b00, S1=2'b01,
   S11=2'b11} statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
   else state <= nextstate;
  // Next State Logic
  always comb
   case (state)
     S0: if (a) nextstate = S1;
          else nextstate = S0;
     S1: if (a) nextstate = S11;
       else nextstate = S0;
     S11: nextstate = S11;
     default: nextstate = S0;
   endcase
  // Output Logic
  assign y = state[1];
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fsm y is
 port(clk, reset, a: in STD LOGIC;
      y: out STD_LOGIC);
end;
architecture synth of fsm y is
 type statetype is (S0, S1, S11);
  signal state, nextstate: statetype;
begin
  -- state register
 process(clk, reset) begin
   if reset then state <= S0;
   elsif rising edge(clk) then
    state <= nextstate;
   end if;
 end process;
 -- next state logic
  process(all) begin
   case state is
     when S0 \Rightarrow if a then
                      nextstate <= S1;
                  else nextstate <= S0;
                  end if;
      when S1 \Rightarrow if a then
                      nextstate <= S11;
                  else nextstate <= S0;
                 end if;
      when S11 => nextstate <= S11;
      when others => nextstate <= S0;
    end case:
  end process;
  -- output logic
  y <= '1' when (state = S11) else '0';
end;
```

(continued on next page)

(continued from previous page)

SystemVerilog

```
module fsm_x(input logic clk, reset, a,
           output logic x);
  typedef enum logic [1:0] {S0, S1, S2, S3}
  statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
  if (reset) state <= S0;
            state <= nextstate;
  // Next State Logic
  always comb
    case (state)
     S0: if (a) nextstate = S1;
       else nextstate = S0;
     S1: if (a) nextstate = S2;
       else nextstate = S1;
     S2: if (a) nextstate = S3;
        else nextstate = S2;
     S3:
                 nextstate = S3;
   endcase
  // Output Logic
  assign x = (state == S3);
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity fsm x is
 port(clk, reset, a: in STD LOGIC;
     x: out STD LOGIC);
end;
architecture synth of fsm \ x \ is
 type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
begin
 -- state register
  process(clk, reset) begin
   if reset then state <= S0;
   elsif rising_edge(clk) then
    state <= nextstate;
   end if;
 end process;
 -- next state logic
 process(all) begin
   case state is
     when S0 \Rightarrow if a then
                     nextstate <= S1;
                 else nextstate <= S2;
                 end if;
      when S1 => if a then
                      nextstate <= S2;
                 else nextstate <= S1;
                 end if;
      when S2 \Rightarrow if a then
                      nextstate <= S3;
                 else nextstate <= S2;
                 end if;
                  nextstate <= S3;
      when S3 =>
     when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  x \le '1' when (state = S3) else '0';
end:
```

SystemVerilog

```
module ex4 41(input logic clk, start, a,
            output logic q);
  typedef enum logic [1:0] {S0, S1, S2, S3}
  statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge start)
   if (start) state <= S0;
   else state <= nextstate;
  // Next State Logic
  always comb
   case (state)
     S0: if (a) nextstate = S1;
        else nextstate = S0;
     S1: if (a) nextstate = S2;
        else nextstate = S3;
     S2: if (a) nextstate = S2;
        else nextstate = S3;
     S3: if (a) nextstate = S2;
        else nextstate = S3;
   endcase
  // Output Logic
  assign q = state[0];
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 41 is
 port(clk, start, a: in STD LOGIC;
       q: out STD LOGIC);
  end;
 architecture synth of ex4 41 is
  type statetype is (S0, S1, S2, S3);
   signal state, nextstate: statetype;
 begin
   -- state register
   process(clk, start) begin
     if start then state <= S0;
     elsif rising edge(clk) then
      state <= nextstate;
     end if;
   end process;
  -- next state logic
  process(all) begin
     case state is
       when S0 \Rightarrow if a then
                       nextstate <= S1;
                   else nextstate <= S0;
                    end if;
        when S1 \Rightarrow if a then
                       nextstate <= S2;
                    else nextstate <= S3;
                    end if:
        when S2 \Rightarrow if a then
                        nextstate <= S2;
                    else nextstate <= S3;
                    end if:
        when S3 => if a then
                       nextstate <= S2;
                   else nextstate <= S3;
                   end if;
        when others => nextstate <= S0;
      end case;
    end process;
    -- output logic
    q \le '1' when ((state = S1) or (state = S3))
        else '0';
```

SystemVerilog

```
module ex4 42(input logic clk, reset, x,
            output logic q);
 typedef enum logic [1:0] {S0, S1, S2, S3}
  statetype;
 statetype [1:0] state, nextstate;
 // State Register
 always ff @(posedge clk, posedge reset)
   if (reset) state <= S00;
   else state <= nextstate;
  // Next State Logic
  always comb
   case (state)
     S00: if (x) nextstate = S11;
        else nextstate = S01;
     S01: if (x) nextstate = S10;
        else nextstate = S00;
     S10: nextstate = S01;
S11: nextstate = S01;
   endcase
 // Output Logic
 assign q = state[0] | state[1];
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 42 is
port(clk, reset, x: in STD LOGIC;
             out STD LOGIC);
     q:
end;
architecture synth of ex4 42 is
 type statetype is (S00, S01, S10, S11);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S00;
   elsif rising edge(clk) then
    state <= nextstate;
   end if;
 end process;
 -- next state logic
 process(all) begin
   case state is
     when S00 \Rightarrow if x then
                    nextstate <= S11;
                 else nextstate <= S01;
                end if;
      when S01 => if x then
                     nextstate <= S10;
                else nextstate <= S00;
                end if;
      when others => nextstate <= S00;
    end case;
  end process;
  -- output logic
  q <= '0' when (state = S00) else '1';
end;
```

SystemVerilog

```
module ex4 43(input clk, reset, a,
             output q);
  typedef enum logic [1:0] {SO, S1, S2} statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
    else state <= nextstate;
  // Next State Logic
  always comb
    case (state)
     S0: if (a) nextstate = S1;
        else nextstate = S0;
      S1: if (a) nextstate = S2;
         else nextstate = S0;
      S2: if (a) nextstate = S2;
      else nextstate = S0;
default: nextstate = S0;
    endcase
  // Output Logic
  assign q = state[1];
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 43 is
port(clk, reset, a: in STD LOGIC;
     q: out STD LOGIC);
end;
architecture synth of ex4 43 is
 type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S0;
   elsif rising edge(clk) then
     state <= nextstate;
   end if;
 end process;
 -- next state logic
  process(all) begin
    case state is
     when S0 \Rightarrow if a then
                      nextstate <= S1;
                  else nextstate <= S0;
                  end if;
      when S1 \Rightarrow if a then
                      nextstate <= S2;
                  else nextstate <= S0;
                  end if:
      when S2 \Rightarrow if a then
                      nextstate <= S2;
                  else nextstate <= S0;
                  end if;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  q <= '1' when (state = S2) else '0';</pre>
end:
```

(a)

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 44a is
 port(clk, a, b, c, d: in STD LOGIC;
                      out STD LOGIC);
end;
architecture synth of ex4 44a is
 signal areg, breg, creg, dreg: STD_LOGIC;
 process(clk) begin
   if rising_edge(clk) then
     areq <= a;
     breg <= b;
     creg <= c;
     dreg <= d;
     q <= ((areg xor breg) xor creg) xor dreg;</pre>
   end if;
 end process;
end;
```

(d)

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4 44d is
 port(clk, a, b, c, d: in STD_LOGIC;
                      out STD LOGIC);
      q:
architecture synth of ex4 44d is
 signal areg, breg, creg, dreg: STD LOGIC;
begin
 process(clk) begin
   if rising edge(clk) then
     areg <= a;
     breg <= b;
     creg <= c;
     dreg <= d;
     q <= (areg xor breg) xor (creg xor dreg);
   end if;
 end process;
end;
```

SystemVerilog

```
module ex4_45(input logic
                             clk, c,
             input logic [1:0] a, b,
             output logic [1:0] s);
  logic [1:0] areg, breg;
  logic
            creq;
  logic [1:0] sum;
  logic
             cout;
  always ff @(posedge clk)
  {areg, breg, creg, s} <= {a, b, c, sum};
  fulladder fulladd1(areg[0], breg[0], creg,
                    sum[0], cout);
  fulladder fulladd2(areg[1], breg[1], cout,
                   sum[1], );
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex4 45 is
 port(clk, c: in STD_LOGIC;
     a, b: in STD_LOGIC_VECTOR(1 downto 0);
s: out STD_LOGIC_VECTOR(1 downto 0));
end;
architecture synth of ex4_45 is
component fulladder is
  port(a, b, cin: in STD_LOGIC;
        s, cout: out STD LOGIC);
end component;
 signal creg: STD_LOGIC;
 signal areg, breg, cout: STD LOGIC VECTOR(1 downto
0);
                     STD_LOGIC_VECTOR(1 downto 0);
  signal sum:
begin
  process(clk) begin
    if rising_edge(clk) then
     areg <= a;
     breq <= b;
     creg <= c;
     s <= sum;
    end if;
  end process;
  fulladd1: fulladder
  port map(areg(0), breg(0), creg, sum(0), cout(0));
  fulladd2: fulladder
      port map(areg(1), breg(1), cout(0), sum(1),
cout(1));
end;
```

Exercise 4.46

A signal declared as tri can have multiple drivers.


Exercise 4.47

SystemVerilog

VHDL


Exercise 4.48


They have the same function.



Exercise 4.49

They do not have the same function.





Exercise 4.50

(a) Problem: Signal d is not included in the sensitivity list of the always statement. Correction shown below (changes are in bold).

(b) Problem: Signal b is not included in the sensitivity list of the always statement. Correction shown below (changes are in bold).

(c) Problem: The sensitivity list should not include the word "posedge". The always statement needs to respond to any changes in s, not just the positive edge. Signals d0 and d1 need to be added to the sensitivity list. Also, the always statement implies combinational logic, so blocking assignments should be used.

(d) Problem: This module will actually work in this case, but it's good practice to use nonblocking assignments in always statements that describe sequential logic. Because the always block has more than one statement in it, it requires a begin and end.

(e) Problem: out1 and out2 are not assigned for all cases. Also, it would be best to separate the next state logic from the state register. reset is also missing in the input declaration.

```
module FSM(input logic clk,
          input logic reset,
          input logic a,
          output logic out1, out2);
  logic state, nextstate;
  // state register
  always_ff @(posedge clk, posedge reset)
    if (reset)
      state <= 1'b0;
    else
      state <= nextstate;
  // next state logic
  always_comb
    case (state)
      1'b0: if (a) nextstate = 1'b1;
            else nextstate = 1'b0;
      1'b1: if (~a) nextstate = 1'b0;
           else nextstate = 1'b1;
    endcase
  // output logic (combinational)
  always_comb
     if (state == 0) {out1, out2} = {1'b1, 1'b0};
                     {out1, out2} = {1'b0, 1'b1};
     else
endmodule
```

(f) Problem: A priority encoder is made from combinational logic, so the HDL must completely define what the outputs are for all possible input combinations. So, we must add an else statement at the end of the always block.

```
module priority(input logic [3:0] a,
```

```
always_comb
if (a[3]) y = 4'b1000;
else if (a[2]) y = 4'b0100;
else if (a[1]) y = 4'b0100;
else if (a[0]) y = 4'b0001;
else y = 4'b0000;
endmodule
```

(g) Problem: the next state logic block has no default statement. Also, state S2 is missing the S.

```
module divideby3FSM(input logic clk,
                   input logic reset,
                   output logic out);
  logic [1:0] state, nextstate;
  parameter S0 = 2'b00;
  parameter S1 = 2'b01;
  parameter S2 = 2'b10;
  // State Register
  always_ff @(posedge clk, posedge reset)
     if (reset) state <= S0;
     else state <= nextstate;
  // Next State Logic
  always_comb
     case (state)
        S0: nextstate = S1;
        S1:
               nextstate = S2;
                nextstate = S0;
        default: nextstate = S0;
     endcase
  // Output Logic
  assign out = (state == S2);
endmodule
```

(h) Problem: the \sim is missing on the first tristate.

(i) Problem: an output, in this case, q, cannot be assigned in multiple always or assignment statements. Also, the flip-flop does not include an enable, so it should not be named floprsen.

```
\begin{array}{ccc} \text{if (reset)} & q <= 0; \\ \textbf{else if (set)} & q <= 1; \\ \text{else} & q <= \text{d}; \\ \text{endmodule} \end{array}
```

(j) Problem: this is a combinational module, so nonconcurrent (blocking) assignment statements (=) should be used in the always statement, not concurrent assignment statements (<=). Also, it's safer to use always @(*) for combinational logic to make sure all the inputs are covered.

Exercise 4.51

```
It is necessary to write
q <= '1' when state = S0 else '0';
rather than simply
q <= (state = S0);</pre>
```

because the result of the comparison (state = S0) is of type Boolean (true and false) and q must be assigned a value of type STD_LOGIC ('1' and '0').

Exercise 4.52

(a) **Problem:** both clk and d must be in the process statement.

```
architecture synth of latch is
begin
  process(clk, d) begin
   if clk = '1' then q <= d;
   end if;
  end process;
end:</pre>
```

(b) **Problem:** both a and b must be in the process statement.

```
architecture proc of gates is
begin
 process(all) begin
  y1 <= a and b;
  y2 <= a or b;
  y3 <= a xor b;</pre>
```

```
y4 <= a nand b;
y5 <= a nor b;
end process;
end;
```

(c) **Problem:** The end if and end process statements are missing.

```
architecture synth of flop is
begin
 process(clk)
   if clk'event and clk = '1' then
      q <= d;
   end if;
   end process;
end;</pre>
```

(d) **Problem:** The final else statement is missing. Also, it's better to use "process(all)" instead of "process(a)"

(e) **Problem:** The default statement is missing in the nextstate case statement. Also, it's better to use the updated statements: "if reset", "rising_edge(clk)", and "process(all)".

```
architecture synth of divideby3FSM is
  type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
  process(clk, reset) begin
    if reset then state <= S0;
    elsif rising_edge(clk) then
     state <= nextstate;
   end if:
  end process;
   process(all) begin
    case state is
      when S0 =>
                       nextstate <= S1;
     when S0 => nextstate <= S1;
when S1 => nextstate <= S2;
when S2 => nextstate <= S0;
      when others => nextstate <= S0;
    end case;
  end process;
  q \le '1' when state = S0 else '0';
end:
```

(f) **Problem:** The select signal on tristate instance t0 must be inverted. However, VHDL does not allow logic to be performed within an instance declaration. Thus, an internal signal, sbar, must be declared.

```
architecture struct of mux2 is
  component tristate
```

```
port(a: in STD_LOGIC_VECTOR(3 downto 0);
        en: in STD_LOGIC;
        y: out STD_LOGIC_VECTOR(3 downto 0));
end component;
signal sbar: STD_LOGIC;
begin
sbar <= not s;
t0: tristate port map(d0, sbar, y);
t1: tristate port map(d1, s, y);
end;</pre>
```

(g) **Problem:** The q output cannot be assigned in two process or assignment statements. Also, it's better to use the updated statements: "if reset", and "rising_edge(clk)".

```
architecture asynchronous of flopr is
begin
  process(clk, reset, set) begin
  if reset then
    q <= '0';
  elsif set then
    q <= '1';
  elsif rising_edge(clk) then
    q <= d;
  end if;
  end process;
end;</pre>
```

Question 4.1

SystemVerilog

VHDL

assign result = sel ? data : 32'b0;

result <= data when sel = '1' else X"00000000";

Question 4.2

HDLs support *blocking* and *nonblocking assignments* in an always / process statement. A group of blocking assignments are evaluated in the order they appear in the code, just as one would expect in a standard programming

language. A group of nonblocking assignments are evaluated concurrently; all of the statements are evaluated before any of the left hand sides are updated.

SystemVerilog

In a SystemVerilog always statement, = indicates a blocking assignment and <= indicates a nonblocking assignment.

Do not confuse either type with continuous assignment using the assign statement. assign statements are normally used outside always statements and are also evaluated concurrently.

VHDL

In a VHDL process statement, := indicates a blocking assignment and <= indicates a nonblocking assignment (also called a concurrent assignment). This is the first section where := is introduced.

Nonblocking assignments are made to outputs and to signals. Blocking assignments are made to variables, which are declared in process statements (see the next example).

<= can also appear outside process statements, where it is also evaluated concurrently.

See HDL Examples 4.24 and 4.29 for comparisons of blocking and nonblocking assignments. Blocking and nonblocking assignment guidelines are given on page 206.

Question 4.3

The SystemVerilog statement performs the bit-wise AND of the 16 least significant bits of data with 0xC820. It then ORs these 16 bits to produce the 1bit result.

CHAPTER 5

Note: the HDL files given in the following solutions are available on the textbook's companion website at:

http://textbooks.elsevier.com/9780123704979.

Exercise 5.1

(a) From Equation 5.1, we find the 64-bit ripple-carry adder delay to be: $t_{\text{ripple}} = Nt_{\text{FA}} = 64(450 \text{ ps}) = 28.8 \text{ ns}$

(b) From Equation 5.6, we find the 64-bit carry-lookahead adder delay to be:

$$t_{CLA} = t_{pg} + t_{pg_block} + \left(\frac{N}{k} - 1\right) t_{AND_OR} + k t_{FA}$$
 150
 $t_{CLA} = \left[150 + (6 \times 150) + \left(\frac{64}{4} - 1\right) 300 + (4 \times 450)\right] = 7.35 \text{ ns}$

(Note: the actual delay is only 7.2 ns because the first AND_OR gate only has a 150 ps delay.)

(c) From Equation 5.11, we find the 64-bit prefix adder delay to be:

$$t_{PA} = t_{pg} + \log_2 N(t_{pg_prefix}) + t_{XOR}$$

 $t_{PA} = [150 + 6(300) + 150] = 2.1 \text{ ns}$

(a) The fundamental building block of both the ripple-carry and carry-lookahead adders is the full adder. We use the full adder from Figure 4.8, shown again here for convenience:




FIGURE 5.1 Full adder implementation

The full adder delay is three two-input gates.

$$t_{FA} = 3(50) \text{ ps} = 150 \text{ ps}$$

The full adder area is five two-input gates.

$$A_{FA} = 5(15 \ \mu m^2) = 75 \ \mu m^2$$

The full adder capacitance is five two-input gates.

$$C_{FA} = 5(20 \text{ fF}) = 100 \text{ fF}$$

Thus, the ripple-carry adder delay, area, and capacitance are:

$$t_{\text{ripple}} = Nt_{\text{FA}} = 64(150 \text{ ps}) = 9.6 \text{ ns}$$

 $A_{\text{ripple}} = NA_{\text{FA}} = 64(75 \text{ }\mu\text{m}^2) = 4800 \text{ }\mu\text{m}^2$
 $C_{\text{ripple}} = NC_{\text{FA}} = 64(100 \text{ fF}) = 6.4 \text{ pF}$

Using the carry-lookahead adder from Figure 5.6, we can calculate delay, area, and capacitance. Using Equation 5.6:

$$t_{CLA} = [50 + 6(50) + 15(100) + 4(150)] \text{ ps} = 2.45 \text{ ns}$$

SOLUTIONS

(The actual delay is only 2.4 ns because the first AND_OR gate only contributes one gate delay.)

For each 4-bit block of the 64-bit carry-lookahead adder, there are 4 full adders, 8 two-input gates to generate P_i and G_i , and 11 two-input gates to generate $P_{i:j}$ and $G_{i:j}$. Thus, the area and capacitance are:

$$A_{CLAblock} = [4(75) + 19(15)] \mu m^2 = 585 \mu m^2$$

 $A_{CLA} = 16(585) \mu m^2 = 9360 \mu m^2$
 $C_{CLAblock} = [4(100) + 19(20)] \text{ fF} = 780 \text{ fF}$
 $C_{CLA} = 16(780) \text{ fF} = 12.48 \text{ pF}$

Now solving for power using Equation 1.4,

$$P_{\text{dynamic_ripple}} = \frac{1}{2}CV_{DD}^2 f = \frac{1}{2}(6.4 \text{ pF})(1.2 \text{ V})^2(100 \text{MHz}) = 0.461 \text{ } mW$$

 $P_{\text{dynamic_CLA}} = \frac{1}{2}CV_{DD}^2 f = \frac{1}{2}(12.48 \text{ pF})(1.2 \text{ V})^2(100 \text{MHz}) = 0.899 \text{ } mW$

.

	ripple- carry	carry-lookahead	cla/ripple
Area (μm ²)	4800	9360	1.95
Delay (ns)	9.6	2.45	0.26
Power (mW)	0.461	0.899	1.95

TABLE 5.1 CLA and ripple-carry adder comparison

(b) Compared to the ripple-carry adder, the carry-lookahead adder is almost twice as large and uses almost twice the power, but is almost four times as fast. Thus for performance-limited designs where area and power are not constraints, the carry-lookahead adder is the clear choice. On the other hand, if either area or power are the limiting constraints, one would choose a ripple-carry adder if performance were not a constraint.

Exercise 5.3

A designer might choose to use a ripple-carry adder instead of a carry-loo-kahead adder if chip area is the critical resource and delay is not the critical constraint.

Exercise 5.4

SystemVerilog

```
module prefixadd16(input logic [15:0] a, b,
                   input logic cin,
                   output logic [15:0] s,
                   output logic
                                      cout);
  logic [14:0] p, g;
  logic [7:0] pij 0, gij 0, pij 1, gij 1,
               pij 2, gij 2, pij 3, gij 3;
  logic [15:0] gen;
  pgblock pgblock_top(a[14:0], b[14:0], p, g);
  pgblackblock pgblackblock 0({p[14], p[12], p[10],
   p[8], p[6], p[4], p[2], p[0]},
 {g[14], g[12], g[10], g[8], g[6], g[4], g[2], g[0]},
  {p[13], p[11], p[9], p[7], p[5], p[3], p[1], 1'b0},
  {g[13], g[11], g[9], g[7], g[5], g[3], g[1], cin},
                               pij 0, gij 0);
  pgblackblock pgblackblock 1({pij 0[7], p[13],
    pij 0[5], p[9], pij 0[3], p[5], pij 0[1], p[1]},
   {gij 0[7], g[13], gij 0[5], g[9], gij 0[3],
   g[5], gij 0[1], g[1]},
   { {2{pij_0[6]}}, {2{pij_0[4]}}, {2{pij_0[2]}},
     {2{pij_0[0]}} },
   { {2{gij 0[6]}}, {2{gij 0[4]}}, {2{gij 0[2]}},
     {2{gij_0[0]}} },
                               pij 1, gij 1);
  pgblackblock pgblackblock 2({pij 1[7], pij 1[6],
pij 0[6], p[11], pij 1[3], pij 1[2], pij 0[2], p[3]},
{gij_1[7], gij_1[6], gij_0[6], g[11], gij_1[3],
gij_{[2]}, gij_{[0]}, g[3],
{\overline{4}\{pij\ 1[5]\}},\ {\overline{4}\{pij\ 1[1]\}\}},
{ {4{gij 1[5]}}, {4{gij 1[1]}} },
pij_2, gij_2);
  pgblackblock pgblackblock 3({pij 2[7], pij 2[6],
    pij_2[5], pij_2[4], pij_1[5], pij_1[4],
    pij_0[4], p[7]},
   {gij_2[7], gij_2[6], gij_2[5],
gij_2[4], gij_1[5], gij_1[4], gij_0[4], g[7]},
  { 8{pij_2[3]} },{ 8{gij_2[3]} }, pij_3, gij_3);
  sumblock sum out(a, b, gen, s);
  assign gen = \{gij_3, gij_2[3:0],
                 gij_1[1:0], gij_0[0], cin};
  assign cout = (a[15] \& b[15]) |
                 (gen[15] & (a[15] | b[15]));
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity prefixadd16 is
 port(a, b: in STD LOGIC VECTOR(15 downto 0);
      cin: in STD LOGIC;
       s: out STD LOGIC VECTOR(15 downto 0);
       cout: out STD LOGIC);
end;
architecture synth of prefixadd16 is
  component pgblock
   port(a, b: in STD LOGIC VECTOR(14 downto 0);
       p, g: out STD LOGIC VECTOR(14 downto 0));
  end component;
  component pgblackblock is
  port (pik, gik: in STD_LOGIC_VECTOR(7 downto 0);
    pkj, gkj: in STD_LOGIC_VECTOR(7 downto 0);
          pij: out STD LOGIC VECTOR(7 downto 0);
          gij: out STD LOGIC VECTOR(7 downto 0));
  end component;
  component sumblock is
   port (a, b, g: in STD LOGIC VECTOR(15 downto 0);
      s: out STD LOGIC VECTOR(15 downto 0));
  end component;
  signal p, g: STD LOGIC VECTOR(14 downto 0);
  signal pij_0, gij_0, pij_1, gij_1,
         pij_2, gij_2, gij_3:
               STD LOGIC VECTOR(7 downto 0);
  signal gen: STD LOGIC VECTOR(15 downto 0);
  signal pik_0, pik_1, pik_2, pik_3,
         gik_0, gik_1, gik_2, gik_3,
         pkj_0, pkj_1, pkj_2, pkj_3,
         gkj_0, gkj_1, gkj_2, gkj_3, dummy:
               STD LOGIC VECTOR (7 downto 0);
begin
  pgblock top: pgblock
    port map(a(14 downto 0), b(14 downto 0), p, g);
  pik 0 <=
    (p(14)&p(12)&p(10)&p(8)&p(6)&p(4)&p(2)&p(0));
  gik 0 <=
    (g(14)\&g(12)\&g(10)\&g(8)\&g(6)\&g(4)\&g(2)\&g(0));
  pkj 0 <=
    (p(13) & p(11) & p(9) & p(7) & p(5) & p(3) & p(1) & '0');
  qkj 0 <=
    (g(13)&g(11)&g(9)&g(7)&g(5)& g(3)& g(1)& cin);
  pgblackblock 0: pgblackblock
         port map(pik 0, gik 0, pkj 0, gkj 0,
         pij 0, gij 0);
```

(continued from previouspage)

Verilog

```
pik 1 <= (pij 0(7)&p(13)&pij 0(5)&p(9)&
                               pij 0(3)&p(5)&pij 0(1)&p(1));
    gik 1 <= (gij \ 0\ (7) \& g(13) \& gij \ 0\ (5) \& g(9) \&
                                gij 0(3)&g(5)&gij 0(1)&g(1));
    pkj_1 <= (pij_0(6)&pij_0(6)&pij_0(4)&pij_0(4)&
    pij_0(2)&pij_0(2)&pij_0(0)&pij_0(0));

gkj_1 <= (gij_0(6)&gij_0(6)&gij_0(4)&gij_0(4)&gij_0(4));

gij_0(2)&gij_0(2)&gij_0(0)&gij_0(0));
    pgblackblock 1: pgblackblock
                     port map(pik 1, gik 1, pkj 1, gkj 1,
                                     pij_1, gij_1);
    pik 2 <= (pij 1(7)&pij 1(6)&pij 0(6)&
                                                      p(11)&pij 1(3)&pij 1(2)&
                                                      pij 0(2)&p(3));
    gik_2 \le (gij_1(7)\&gij_1(6)\&gij_0(6)\&
                                                      g(11)&gij_1(3)&gij_1(2)&
                                                      gij_0(2)&g(3));
    pkj 2 <= (pij 1(5)&pij 1(5)&pij 1(5)&pij 1(5)&
            pij 1(1)&pij 1(1)&pij 1(1)&pij 1(1));
     gkj 2 <= (gij 1(5)&gij 1(5)&gij 1(5)&gij 1(5)&
            gij_1(1)&gij_1(1)&gij_1(1)&gij_1(1));
    pgblackblock_2: pgblackblock
     port map(pik 2, gik 2, pkj 2, gkj 2, pij 2, gij 2);
    pik 3 <= (pij 2(7)&pij 2(6)&pij 2(5)&
                                                   pij 2(4)&pij 1(5)&pij 1(4)&
                                                   pij 0(4)&p(7));
    gik_3 \le (gij_2(7)\&gij_2(6)\&gij_2(5)\&
                                                   gij_2(4)&gij_1(5)&gij_1(4)&
                                                   gij_0(4) \& g(7);
    pkj_3 <= (pij_2(3),pij_2(3),pij_2(3),pij_2(3),
    pij_2(3),pij_2(3),pij_2(3),pij_2(3));
gkj_3 <= (gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3),gij_2(3
         gij_2(3),gij_2(3),gij_2(3),gij_2(3));
    pgblackblock_3: pgblackblock
                      port map(pik_3, gik_3, pkj_3, gkj_3, dummy,
gij 3);
    sum out: sumblock
                     port map(a, b, gen, s);
    gen <= (gij_3&gij_2(3 downto 0)&gij_1(1 downto 0)&</pre>
                                             gij 0(0)&cin);
    cout \le (a(15) and b(15)) or
                           (gen(15) and (a(15) or b(15)));
end;
```

(continued from previous page)

SystemVerilog

```
module pgblock(input logic [14:0] a, b,
              output logic [14:0] p, g);
 assign p = a \mid b;
 assign g = a \& b;
endmodule
module pgblackblock(input logic [7:0] pik, gik,
                                       pkj, gkj,
                    output logic [7:0] pij, gij);
 assign pij = pik & pkj;
 assign gij = gik | (pik & gkj);
endmodule
module sumblock(input logic [15:0] a, b, g,
               output logic [15:0] s);
 assign s = a ^ b ^ g;
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity pgblock is
  port(a, b: in STD_LOGIC_VECTOR(14 downto 0);
      p, g: out STD LOGIC VECTOR(14 downto 0));
architecture synth of pgblock is
begin
p <= a or b;
 g <= a and b;
end:
library IEEE; use IEEE.STD LOGIC 1164.all;
entity pgblackblock is
 port(pik, gik, pkj, gkj:
        in STD LOGIC VECTOR(7 downto 0);
       pij, gij:
        out STD LOGIC VECTOR(7 downto 0));
end:
architecture synth of pgblackblock is
begin
 pij <= pik and pkj;
 gij <= gik or (pik and gkj);
end:
library IEEE; use IEEE.STD LOGIC 1164.all;
entity sumblock is
  port(a, b, g: in STD LOGIC VECTOR(15 downto 0);
              out STD LOGIC VECTOR(15 downto 0));
end:
architecture synth of sumblock is
begin
 s <= a xor b xor q;
end;
```




FIGURE 5.2 16-bit prefix adder with "gray cells"




FIGURE 5.3 Schematic of a 16-bit Kogge-Stone adder

Exercise 5.7

(a) We show an 8-bit priority circuit in Figure 5.4. In the figure $X_7 = \overline{A}_7$, $X_{7:6} = \overline{A}_7 \overline{A}_6$, $X_{7:5} = \overline{A}_7 \overline{A}_6 \overline{A}_5$, and so on. The priority encoder's delay is $\log_2 N$ 2-input AND gates followed by a final row of 2-input AND gates. The final stage is an (N/2)-input OR gate. Thus, in general, the delay of an N-input priority encoder is:

$$t_{pd_priority} = (\log_2 N + 1)t_{pd_AND2} + t_{pd_ORN/2}$$




FIGURE 5.4 8-input priority encoder

SystemVerilog

```
module priorityckt(input logic [7:0] a,
                 output logic [2:0] z);
  logic [7:0] y;
  logic
           x7, x76, x75, x74, x73, x72, x71;
  logic
            x32, x54, x31;
 logic [7:0] abar;
  // row of inverters
  assign abar = ~a;
  // first row of AND gates
 assign x7 = abar[7];
  assign x76 = abar[6] \& x7;
  assign x54 = abar[4] \& abar[5];
 assign x32 = abar[2] & abar[3];
 // second row of AND gates
 assign x75 = abar[5] & x76;
  assign x74 = x54 \& x76;
  assign x31 = abar[1] \& x32;
 // third row of AND gates
 assign x73 = abar[3] \& x74;
  assign x72 = x32 \& x74;
  assign x71 = x31 \& x74;
  // fourth row of AND gates
  a[1] & x72, a[0] & x71};
  // row of OR gates
  assign z = \{ | \{y[7:4] \},
              |\{y[7:6], y[3:2]\},
              |{y[1], y[3], y[5], y[7]} };
endmodule
```


VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity priorityckt is
   port(a: in STD_LOGIC_VECTOR(7 downto 0);
        z: out STD LOGIC VECTOR(2 downto 0));
end;
architecture synth of priorityckt is
  signal y, abar: STD_LOGIC_VECTOR(7 downto 0);
   signal x7, x76, x75, x74, x73, x72, x71,
         x32, x54, x31: STD LOGIC;
begin
   -- row of inverters
  abar <= not a;
  -- first row of AND gates
  x7 \le abar(7);
  x76 \le abar(6) and x7;
  x54 \le abar(4) and abar(5);
  x32 \le abar(2) and abar(3);
  -- second row of AND gates
  x75 \le abar(5) and x76;
  x74 \le x54 and x76;
  x31 \le abar(1) and x32;
  -- third row of AND gates
x73 \le abar(3) \text{ and } x74;
 x72 \le x32 and x74;
  x71 \le x31 \text{ and } x74;
  -- fourth row of AND gates
  y \le (a(7) \& (a(6) and x7) \& (a(5) and x76) &
          (a(4) \text{ and } x75) \& (a(3) \text{ and } x74) \& (a(2) \text{ and}
x73) &
         (a(1) \text{ and } x72) \& (a(0) \text{ and } x71));
   -- row of OR gates
   z \le (y(7) \text{ or } y(6) \text{ or } y(5) \text{ or } y(4)) &
           (y(7) \text{ or } y(6) \text{ or } y(3) \text{ or } y(2)) \&
           (y(1) \text{ or } y(3) \text{ or } y(5) \text{ or } y(7)) );
```


end:

Exercise 5.8


(a)



(b)



(c)




Exercise 5.9

- (a) Answers will vary.
 - **3 and 5**: $3-5=0011_2-0101_2=0011_2+1010_2+1=1110_2$ (= -2₁₀). The sign bit (most significant bit) is 1, so the 4-bit signed comparator of Figure 5.12 correctly computes that 3 is less than 5.
- (b) Answers will vary.
 - -3 and 6: -3 6 = 1101 0110 = 1101 + 1001 + 1 = 01112 (= -7, but overflow occurred the result should be -9). The sign bit (most significant bit) is 0, so the 4-bit signed comparator of Figure 5.12 incorrectly computes that -3 is **not** less than 6.
- (c) In the general, the *N*-bit signed comparator of Figure 5.12 operates incorrectly upon overflow.

If no overflow occurs, connect the sign bit (i.e., most significant bit) of the result to the LessThan output.

If overflow occurs, invert the sign bit of the result and connect it to the LessThan output.

Overflow occurs when (1) the two inputs have different signs, AND (2) the sign of the subtraction result has a different sign than the A input, as shown in the figure below.



We could also have built this as: LessThan = $N \oplus V$, where N is Result_{N-1} and V is the Overflow signal.

Exercise 5.11

SystemVerilog

```
2'b0?: Result = sum;
       2'b10: Result = a & b;
       2'b11: Result = a | b;
    endcase
endmodule
VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
        (a, b: in STD_LOGIC_VECTOR(31 downto 0);
ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
  port(a, b:
        Result: buffer STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of alu is
  signal condinvb: STD_LOGIC_VECTOR(31 downto 0);
  signal sum: STD_LOGIC_VECTOR(32 downto 0);
  condinvb <= not b when ALUControl(0) else b;</pre>
  sum <= ('0', a) + ('0', condinvb) + ALUControl(0);</pre>
  process(all) begin
    case? ALUControl(1 downto 0) is
      when "0-" => result <= sum(31 downto 0);
when "10" => result <= a and b;
when "11" => result <= a or b;</pre>
      when others => result <= (others => '-');
    end case?;
  end process;
```

end;

SystemVerilog

```
output logic [31:0] Result,
          output logic [3:0] ALUFlags);
 logic
             neg, zero, carry, overflow;
 logic [31:0] condinvb;
 logic [32:0] sum;
 assign condinvb = ALUControl[0] ? ~b : b;
 assign sum = a + condinvb + ALUControl[0];
 always_comb
   casex (ALUControl[1:0])
     2'b0?: Result = sum;
     2'b10: Result = a & b;
     2'b11: Result = a | b;
   endcase
 assign neg
                = Result[31];
 assign zero = (Result == 32'b0);
 assign carry = (ALUControl[1] == 1'b0) & sum[32];
 assign overflow = (ALUControl[1] == 1'b0) &
                  ~(a[31] ^ b[31] ^ ALUControl[0]) &
                  (a[31] ^ sum[31]);
```

```
assign ALUFlags = {neg, zero, carry, overflow};
endmodule
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
       (a, b: in STD_LOGIC_VECTOR(31 downto 0);
ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
  port(a, b:
       Result: buffer STD_LOGIC_VECTOR(31 downto 0);
       ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
end:
architecture behave of alu is
  signal condinvb: STD_LOGIC_VECTOR(31 downto 0);
  signal sum: STD_LOGIC_VECTOR(32 downto 0);
  signal neg, zero, carry, overflow: STD_LOGIC;
  condinvb <= not b when ALUControl(0) else b;</pre>
  sum <= ('0', a) + ('0', condinvb) + ALUControl(0);</pre>
  process(all) begin
    case? ALUControl(1 downto 0) is
      when "0-" \Rightarrow result <= sum(31 downto 0);
      when "10" \Rightarrow result \Leftarrow a and b; when "11" \Rightarrow result \Leftarrow a or b;
      when others => result <= (others => '-');
    end case?;
  end process;
            <= Result(31);
  neg
          <= '1' when (Result = 0) else '0';
  zero
  carry <= (not ALUControl(1)) and sum(32);</pre>
  overflow <= (not ALUControl(1)) and</pre>
              (not (a(31) \times b(31) \times ar ALUControl(0))) and
              (a(31) xor sum(31));
  ALUFlags <= (neg, zero, carry, overflow);
end;
```

SystemVerilog

```
module testbench();
 logic clk;
 logic [31:0] a, b, y, y_expected;
 logic [1:0] ALUControl;
 logic [31:0] vectornum, errors;
 logic [99:0] testvectors[10000:0];
 // instantiate device under test
 alu dut(a, b, ALUControl, y);
 // generate clock
 always begin
   clk = 1; #50; clk = 0; #50;
 // at start of test, load vectors
 initial begin
   $readmemh("ex5.13_alu.tv", testvectors);
   vectornum = 0; errors = 0;
 end
```

```
dut: alu port map(a, b, ALUControl, Result);
-- generate clock
process begin
 clk <= '1'; wait for 5 ns;
 clk <= '0'; wait for 5 ns;
end process;
-- at start of test, pulse reset
```

```
process begin
   reset <= '1'; wait for 27 ns; reset <= '0';
  end process;
  -- run tests
  -- at start of test, load vectors
  process is
   file tv: TEXT;
   variable i, index, count: integer;
    variable L: line;
   variable ch: character;
   variable readvalue: integer;
  begin
    -- read file of test vectors
    i := 0;
   index := 0;
   FILE_OPEN(tv, "ex5.13_alu.tv", READ_MODE);
   report "Opening file\n";
    while (not endfile(tv)) loop
     readline(tv, L);
     readvalue := 0;
      count := 3;
      for i in 1 to 28 loop
        read(L, ch);
          report "Line: " & integer'image(index) & " i = " &
          integer'image(i) & " char = " &
          character'image(ch)
          severity error;
        if '0' <= ch and ch <= '9' then
          readvalue := readvalue*16 + character'pos(ch)
            - character'pos('0');
        elsif 'a' <= ch and ch <= 'f' then
          readvalue := readvalue*16 + character'pos(ch)
            - character'pos('a')+10;
        else report "Format error on line " &
          integer'image(index) & " i = " &
          integer'image(i) & " char = " &
          character'image(ch)
          severity error;
        end if;
        -- load vectors
        -- assign first 4 bits (will be used for ALUControl)
        if (i = 1) then
         testvectors(index)( 99 downto 96) := CONV_STD_LOGIC_VECTOR(readvalue, 4);
         count := count - 1;
         readvalue := 0; -- reset readvalue
        -- assign a, b, and Result (in testvectors) in
        -- 32-bit increments
        elsif ((i = 10) \text{ or } (i = 19) \text{ or } (i = 28)) then
          testvectors(index)((count*32 + 31) downto (count*32)) :=
CONV_STD_LOGIC_VECTOR(readvalue, 32);
         count := count - 1;
         readvalue := 0; -- reset readvalue
        end if;
      end loop;
      index := index + 1;
    end loop;
    vectornum := 0; errors := 0;
```

Testvector file (ex5.13 alu.tv)

```
3_00000000_fffffffff_fffffff
3_00000000_00000000_00000000
```

```
SystemVerilog
```

```
module testbench();
 logic clk;
 logic [31:0] a, b, y, y_expected;
 logic [1:0] ALUControl;
 logic [3:0] ALUFlags, ALUFlags_expected;
 logic [31:0] vectornum, errors;
 logic [103:0] testvectors[10000:0];
 // instantiate device under test
 alu dut(a, b, ALUControl, y, ALUFlags);
 // generate clock
 always begin
   clk = 1; #50; clk = 0; #50;
 // at start of test, load vectors
 initial begin
    $readmemh("ex5.14_alu.tv", testvectors);
   vectornum = 0; errors = 0;
 end
 // apply test vectors at rising edge of clock
 always @(posedge clk)
   begin
      #1;
     ALUControl = testvectors[vectornum][101:100];
      a = testvectors[vectornum][99:68];
     b = testvectors[vectornum][67:36];
     y_expected = testvectors[vectornum][35:4];
     ALUFlags_expected = testvectors[vectornum][3:0];
    end
 // check results on falling edge of clock
 always @(negedge clk)
   begin
     if (y !== y_expected || ALUFlags !== ALUFlags_expected) begin
       $display("Error in vector %d", vectornum);
       $display(" Inputs : a = %h, b = %h, ALUControl = %b", a, b, ALUControl);
       display("Outputs: y = h (h expected), ALUFlags = h (h expected)",
        y, y_expected, ALUFlags, ALUFlags_expected);
       errors = errors+1;
     vectornum = vectornum + 1;
     if (testvectors[vectornum][0] === 1'bx) begin
       $display("%d tests completed with %d errors", vectornum, errors);
       $stop;
    end
   end
endmodule
VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
```

```
use IEEE.STD_LOGIC_ARITH.all;
entity testbench is -- no inputs or outputs
architecture sim of testbench is
 component alu
        (a, b: in STD_LOGIC_VECTOR(31 downto 0);
ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
   port(a, b:
         Result: buffer STD_LOGIC_VECTOR(31 downto 0);
         ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
  end component;
  signal a, b, Result, Result_expected: STD_LOGIC_VECTOR(31 downto 0);
  signal ALUControl: STD_LOGIC_VECTOR(1 downto 0);
  signal ALUFlags, ALUFlags_expected: STD_LOGIC_VECTOR(3 downto 0);
  signal clk, reset: STD_LOGIC;
  constant MEMSIZE: integer := 99;
  type tvarray is array(MEMSIZE downto 0) of STD_LOGIC_VECTOR(103 downto 0);
  shared variable testvectors: tvarray;
  shared variable vectornum, errors: integer;
begin
  -- instantiate device under test
  dut: alu port map(a, b, ALUControl, Result, ALUFlags);
  -- generate clock
  process begin
   clk <= '1'; wait for 5 ns;
   clk <= '0'; wait for 5 ns;
  end process;
  -- at start of test, pulse reset
  process begin
   reset <= '1'; wait for 27 ns; reset <= '0';
   wait;
  end process;
  -- run tests
  -- at start of test, load vectors
  process is
   file tv: TEXT;
   variable i, index, count: integer;
    variable L: line;
   variable ch: character;
   variable readvalue: integer;
  begin
   -- read file of test vectors
    i := 0;
    index := 0;
   FILE_OPEN(tv, "ex5.14_alu.tv", READ_MODE);
   report "Opening file\n";
   while (not endfile(tv)) loop
     readline(tv, L);
      readvalue := 0;
      count := 3;
      for i in 1 to 30 loop
        read(L, ch);
          report "Line: " & integer'image(index) & " i = " &
          integer'image(i) & " char = " &
         character'image(ch)
          severity error;
        if '0' <= ch and ch <= '9' then
          readvalue := readvalue*16 + character'pos(ch)
            - character'pos('0');
```

```
elsif 'a' <= ch and ch <= 'f' then
          readvalue := readvalue*16 + character'pos(ch)
            - character'pos('a')+10;
        else report "Format error on line " &
         integer'image(index) & " i = " &
          integer'image(i) & " char = " &
          character'image(ch)
          severity error;
        end if;
        -- load vectors
        -- assign first 4 bits (will be used for ALUControl)
        if (i = 1) then
         testvectors(index)( 103 downto 100) := CONV_STD_LOGIC_VECTOR(readvalue, 4);
          count := count - 1;
         readvalue := 0; -- reset readvalue
        -- assign a. b, and Result (in testvectors) in
        -- 32-bit increments
        elsif ((i = 10) \text{ or } (i = 19) \text{ or } (i = 28)) then
          testvectors(index)( (count*32 + 35) downto (count*32+4)) :=
CONV_STD_LOGIC_VECTOR(readvalue, 32);
         count := count - 1;
         readvalue := 0; -- reset readvalue
        -- assign ALUFlags (in testvectors)
        elsif (i=30) then
         testvectors(index)(3 downto 0) := CONV_STD_LOGIC_VECTOR(readvalue, 4);
        end if;
      end loop;
      index := index + 1;
    end loop;
   vectornum := 0; errors := 0;
   reset <= '1'; wait for 27 ns; reset <= '0';
   wait;
  end process;
  -- apply test vectors on rising edge of clk
  process (clk) begin
    if (clk'event and clk = '1') then
      ALUControl <= testvectors(vectornum)(101 downto 100)
       after 1 ns;
      a <= testvectors(vectornum)(99 downto 68)
       after 1 ns;
      b <= testvectors(vectornum)(67 downto 36)
       after 1 ns;
      Result_expected <= testvectors(vectornum)(35 downto 4)</pre>
        after 1 ns;
      ALUFlags_expected <= testvectors(vectornum)(3 downto 0)
       after 1 ns;
    end if;
  end process;
  -- check results on falling edge of clk
  process (clk) begin
    if (clk'event and clk = '0' and reset = '0') then
      if (is_x(testvectors(vectornum))) then
        if (errors = 0) then
          report "Just kidding -- " & integer'image(vectornum) & " tests completed
successfully. NO ERRORS." severity failure;
          report integer'image(vectornum) & " tests completed, errors = " &
integer'image(errors) severity failure;
```

```
end if;
      end if;
      assert Result = Result_expected
      report "Error: vectornum = " &
      integer'image(vectornum) &
      ", a = " & integer'image(CONV_INTEGER(a)) &
      ", b = " & integer'image(CONV_INTEGER(b)) &
      ", Result = " & integer'image(CONV_INTEGER(Result)) &
      ", ALUControl = " & integer'image(CONV_INTEGER(ALUControl)); assert ALUFlags = ALUFlags_expected
      report "Error: ALUFlags = " & integer'image(CONV_INTEGER(ALUFlags));
      if ( (Result /= Result_expected) or
            (ALUFlags /= ALUFlags_expected) ) then
        errors := errors + 1;
      end if;
      vectornum := vectornum + 1;
    end if;
  end process;
end;
```

Testvectors file (ex5.14 alu.tv)


```
0_00000000_00000000_00000000_4
0_0000000_fffffffff_fffffff_8
0_0000001_ffffffff_00000000_6
0_000000ff_00000001_00000100_0
1\_00000000\_000000000\_000000000\_6
1_00000000_fffffffff_00000001_0
1\_00000001\_00000001\_00000000_6
1_00000100_00000001_000000ff_2
2_ffffffff_ffffffffffff8
2_ffffffff_12345678_12345678_0
2_12345678_87654321_02244220_0
2_00000000_fffffffff_00000000_4
3_ffffffff_ffffffff_fffffff_8
3_12345678_87654321_97755779_8
3_0000000_fffffffff_fffffff_8
3_00000000_00000000_00000000_4
```

Exercise 5.15

(a)
$$HS = C$$

 $LS = Z + \bar{C}$
 $HI = \bar{Z}C = \bar{L}\bar{S}$
 $LO = \bar{C} = \bar{H}\bar{S}$


(b)



(a)
$$GE = \overline{N \oplus V}$$

 $LE = Z + (N \oplus V)$
 $GT = \overline{LE} = \overline{Z}(\overline{N \oplus V})$
 $LT = \overline{GE} = N \oplus V$

(b)



A 2-bit left shifter creates the output by appending two zeros to the least significant bits of the input and dropping the two most significant bits.





FIGURE 5.6 2-bit left shifter, 32-bit input and output

2-bit Left Shifter

SystemVerilog

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity leftshift2_32 is
   port(a: in STD_LOGIC_VECTOR(31 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of leftshift2_32 is
begin
   y <= a(29 downto 0) & "00";
end;</pre>
```



4-bit Left and Right Rotator

SystemVerilog

```
ex5 14(a, right rotated, left rotated,
module
shamt);
    input logic [3:0] a;
    output logic [3:0] right_rotated;
                                                       VHDL
    output logic [3:0] left_rotated;
    input logic [1:0] shamt;
                                                       library IEEE;
 // right rotated
                                                       use IEEE.STD_LOGIC_1164.all;
 always comb
   case(shamt)
                                                      entity ex5 14 is
     2'b00: right_rotated = a;
                                                        port(a: in STD_LOGIC_VECTOR(3 downto 0);
                                                              2'b01: right rotated =
       {a[0], a[3], a[2], a[1]};
     2'b10: right_rotated =
                                                              shamt: in STD LOGIC VECTOR(1 downto 0));
      \{a[1], a[0], a[3], a[2]\};
                                                      end;
     2'b11: right rotated =
                                                      architecture synth of ex5 14 is
      {a[2], a[1], a[0], a[3]};
     default: right rotated = 4'bxxxx;
                                                      begin
                                                       -- right-rotated
 // left rotated
                                                        process(all) begin
 always comb
                                                          case shamt is
   case(shamt)
                                                            when "00" => right rotated <= a;
                                                            when "01" => right_rotated <=
     2'b00: left rotated = a;
     2'b01: left rotated =
                                                                         (a(0), a(3), a(2), a(1));
       \{a[2], a[\overline{1}], a[0], a[3]\};
                                                            when "10" => right_rotated <=
     2'b10: left rotated =
                                                                         (a(1), a(0), a(3), a(2));
      \{a[1], a[0], a[3], a[2]\};
                                                            when "11" => right rotated <=
     2'b11: left rotated =
                                                                         (a(2), a(1), a(0), a(3));
       \{a[0], a[\overline{3}], a[2], a[1]\};
                                                            when others => right rotated <= "XXXX";
    default: left rotated = 4'bxxxx;
                                                          end case;
   endcase
                                                        end process;
endmodule
                                                       -- left-rotated
                                                         process(all) begin
                                                           case shamt is
                                                            when "00" => left rotated <= a;
                                                            when "01" => left_rotated <=
                                                                         (a(2), a(1), a(0), a(3));
                                                             when "10" => left rotated <=
                                                                         (a(1), a(0), a(3), a(2));
                                                             when "11" \Rightarrow left rotated \Leftarrow
                                                                         (a(0), a(3), a(2), a(1));
                                                            when others => left_rotated <= "XXXX";
                                                          end case:
                                                         end process;
```

end;




FIGURE 5.7 8-bit left shifter using 24 2:1 multiplexers

Any N-bit shifter can be built by using $\log_2 N$ columns of 2-bit shifters. The first column of multiplexers shifts or rotates 0 to 1 bit, the second column shifts or rotates 0 to 3 bits, the following 0 to 7 bits, etc. until the final column shifts or rotates 0 to N-1 bits. The second column of multiplexers takes its inputs from the first column of multiplexers, the third column takes its input from the second column, and so forth. The 1-bit select input of each column is a single bit of the *shamt* (shift amount) control signal, with the least significant bit for the leftmost column and the most significant bit for the right-most column.

Exercise 5.21

- (a) B = 0, C = A, k = shamt
- (b) $B = A_{N-1}$ (the most significant bit of A), repeated N times to fill all N bits of B
 - (c) B = A, C = 0, k = N shamt
 - (d) B = A, C = A, k = shamt
 - (e) B = A, C = A, k = N shamt

Exercise 5.22

$$t_{pd_MULT4} = t_{AND} + 8t_{FA}$$

For N = 1, the delay is t_{AND} . For N > 1, an $N \times N$ multiplier has N-bit operands, N partial products, and N-1 stages of 1-bit adders. The delay is through the AND gate, then through all N adders in the first stage, and finally through 2 adder delays for each of the remaining stages. So the propagation is:

$$t_{pd \text{ MULT}N} = t_{\text{AND}} + [N + 2(N-1)]t_{FA}$$

Exercise 5.23

$$t_{pd \text{ DIV4}} = 4 (4t_{FA} + t_{\text{MUX}}) = 16t_{FA} + 4t_{\text{MUX}}$$

$$t_{pd \text{ DIV}N} = N^2 t_{FA} + N t_{\text{MUX}}$$

Recall that a two's complement number has the same weights for the least significant N-1 bits, regardless of the sign. The sign bit has a weight of -2^{N-1} . Thus, the product of two N-bit complement numbers, y and x is:

$$P = \left(-y_{N-1}2^{N-1} + \sum_{j=0}^{N-2} y_j 2^j\right) \left(-x_{N-1}2^{N-1} + \sum_{i=0}^{N-2} x_i 2^i\right)$$

Thus,

$$\sum_{i=0}^{N-2N-2} \sum_{j=0}^{x_i y_j} z^{i+j} + x_{N-1} y_{N-1} 2^{2N-2} - \sum_{i=0}^{N-2} x_i y_{N-1} 2^{i+N-1} - \sum_{j=0}^{N-2} x_{N-1} y_j 2^{j+N-1}$$

The two negative partial products are formed by taking the two's complement (inverting the bits and adding 1). Figure 5.8 shows a 4 x 4 multiplier. Figure 5.8 (b) shows the partial products using the above equation. Figure 5.8 (c) shows a simplified version, pushing through the 1's. This is known as a *modified Baugh-Wooley multiplier*. It can be built using a hierarchy of adders.

$$\begin{array}{c} \begin{array}{c} A & B \\ \\ X \\ \\ \end{array} \\ \begin{array}{c} A_3 \\ \\ \end{array} \\ \begin{array}{c} A_2 \\ \end{array} \\ \begin{array}{c} A_2 \\ \\ \end{array} \\ \begin{array}{c} A_2 \\ \end{array} \\ \begin{array}{c}$$

FIGURE 5.8 Multiplier: (a) symbol, (b) function, (c) simplified function




FIGURE 5.9 Sign extension unit (a) symbol, (b) underlying hardware

SystemVerilog

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity signext4_8 is
  port(a: in STD_LOGIC_VECTOR(3 downto 0);
        y: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of signext4_8 is
begin
```




FIGURE 5.10 Zero extension unit (a) symbol, (b) underlying hardware

SystemVerilog

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity zeroext4_8 is
   port(a: in STD_LOGIC_VECTOR(3 downto 0);
        y: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of zeroext4_8 is
begin
   y <= "0000" & a(3 downto 0);
end:</pre>
```

Exercise 5.27

$$\begin{array}{c|c}
100.110 \\
1100 & 111001.000 \\
-1100 & \downarrow & \downarrow & \\
\hline
001001 & 0 \\
- & 110 & 0 \\
- & 11 & 00 \\
- & 11 & 00 \\
\hline
0
\end{array}$$

(a)
$$\left[0, \left(2^{12} - 1 + \frac{2^{12} - 1}{2^{12}}\right)\right]$$

(b)
$$\left[-\left(2^{11}-1+\frac{2^{12}-1}{2^{12}}\right), \left(2^{11}-1+\frac{2^{12}-1}{2^{12}}\right) \right]$$

(c)
$$\left[-\left(2^{11} + \frac{2^{12} - 1}{2^{12}}\right), \left(2^{11} - 1 + \frac{2^{12} - 1}{2^{12}}\right) \right]$$

Exercise 5.29

- (a) $1000\ 1101\ .\ 1001\ 0000 = 0x8D90$
- (b) $0010\ 1010\ .\ 0101\ 0000 = 0x2A50$
- (c) $1001\ 0001$. $0010\ 1000 = 0x9128$

Exercise 5.30

- (a) 111110.100000 = 0xFA0
- (b) 010000.010000 = 0x410
- (c) 101000.000101 = 0xA05

Exercise 5.31

- (a) $1111\ 0010$. $0111\ 0000 = 0$ xF270
- (b) $0010\ 1010\ .\ 0101\ 0000 = 0x2A50$
- (c) $1110\ 1110\ .\ 1101\ 1000 = 0$ xEED8

Exercise 5.32

- (a) 100001.100000 = 0x860
- (b) 010000.010000 = 0x410
- (c) 110111.111011 = 0xDFB

Exercise 5.33

(a) $-1101.1001 = -1.1011001 \times 2^3$

Thus, the biased exponent = $127 + 3 = 130 = 1000 \ 0010_2$

In IEEE 754 single-precision floating-point format:

 $1\ 1000\ 0010\ 101\ 1001\ 0000\ 0000\ 0000\ 0000 = \mathbf{0xC1590000}$

(b) $101010.0101 = 1.010100101 \times 2^5$

Thus, the biased exponent = $127 + 5 = 132 = 1000 \ 0100_2$

In IEEE 754 single-precision floating-point format:

 $0\ 1000\ 0100\ 010\ 1001\ 0100\ 0000\ 0000\ 0000 = \mathbf{0x42294000}$

(c) $-10001.00101 = -1.000100101 \times 2^4$

Thus, the biased exponent = $127 + 4 = 131 = 1000 \ 0011_2$

In IEEE 754 single-precision floating-point format:

Exercise 5.35

- (a) 5.5
- (b) $-0000.0001_2 = -0.0625$
- (c) 8

Exercise 5.36

- (a) 29.65625
- (b) -25.1875
- (c) -23.875

Exercise 5.37

Exercise 5.38

- (a) C0123456
- (b) D1E072C3
- (c) 5F19659A

Exercise 5.39

```
(a) 0xC0D20004 = 1\ 1000\ 0001\ 101\ 0010\ 0000\ 0000\ 0000\ 0100
= -1.101\ 0010\ 0000\ 0000\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\
```

When adding these two numbers together, 0xC0D20004 becomes:

 0×2^{101} because all of the significant bits shift off the right when making the exponents equal. Thus, the result of the addition is simply the second number:

0x72407020

```
(b) 0xC0D20004 = 1\ 1000\ 0001\ 101\ 0010\ 0000\ 0000\ 0000\ 0100 = -1.101\ 0010\ 0000\ 0000\ 0000\ 0100\ 0000\ 0000\ 0100 = 1.101\ 1100\ 0000\ 0000\ 0100\ 0100 = 1.101\ 1100\ 0000\ 0000\ 0100\ 0100
```

```
1.101 1100 0000 0000 0000 01 \times 2<sup>2</sup>
```

 $-1.101\ 0010\ 0000\ 0000\ 0000\ 01 \times 2^{2}$

$$= 0.0001010$$

$$\times 2^2$$

 $= 1.010 \times 2^{-2}$

= 0x3EA00000

(c)

 $0x5FBE4000 = 0\ 1011\ 1111\ 011\ 1110\ 0100\ 0000\ 0000\ 0000\ 0000$ = $1.011\ 1110\ 01 \times 2^{64}$

 $0x3FF80000 = 0\ 0111\ 1111\ 111\ 1000\ 0000\ 0000\ 0000\ 0000$

$$= 1.11111 \times 2^{0}$$

 $0xDFDE4000 = 1\ 1011\ 1111\ 101\ 1110\ 0100\ 0000\ 0000\ 0000\ 0000$ = - 1.101\ 1110\ 01\ \times 2^{64}

Thus,
$$(1.011\ 1110\ 01\times 2^{64}+1.111\ 1\times 2^0)=1.011\ 1110\ 01\times 2^{64}$$

And,
$$(1.011\ 1110\ 01 \times 2^{64} + 1.111\ 1 \times 2^{0})$$
 - $1.101\ 1110\ 01 \times 2^{64} =$ - $0.01 \times 2^{64} =$ - $1.011\ 1101\ 000\ 0000\ 0000\ 0000\ 0000\ 0000$ - $0.000\ 0000\ 0000\ 0000$ - $0.000\ 0000$

This is counterintuitive because the second number (0x3FF80000) does not affect the result because its order of magnitude is less than 2^{23} of the other numbers. This second number's significant bits are shifted off when the exponents are made equal.

Exercise 5.40

We only need to change step 5.

- 1. Extract exponent and fraction bits.
- 2. Prepend leading 1 to form the mantissa.
- 3. Compare exponents.
- 4. Shift smaller mantissa if necessary.
- 5. If one number is negative: Subtract it from the other number. If the result is negative, take the absolute value of the result and make the sign bit 1.

If both numbers are negative: Add the numbers and make the sign bit 1. If both numbers are positive: Add the numbers and make the sign bit 0.

- 6. Normalize mantissa and adjust exponent if necessary.
- 7. Round result
- 8. Assemble exponent and fraction back into floating-point number

(a)
$$2(2^{31} - 1 - 2^{23}) = 2^{32} - 2 - 2^{24} = 4,278,190,078$$

(b)
$$2(2^{31} - 1) = 2^{32} - 2 = 4,294,967,294$$

(c) $\pm \infty$ and NaN are given special representations because they are often used in calculations and in representing results. These values also give useful information to the user as return values, instead of returning garbage upon overflow, underflow, or divide by zero.

Exercise 5.42

(b) 0x43750000 is greater than 0x3D800000, so magnitude comparison gives the correct result.

- (d) No, integer comparison no longer works. 7E000000 > 03F50000 (indicating that 1.0×2^{-4} is greater than 1.1110101×2^{7} , which is incorrect.)
- (e) It is convenient for integer comparison to work with floating-point numbers because then the computer can compare numbers without needing to extract the mantissa, exponent, and sign.




FIGURE 5.11 Floating-point adder hardware: (a) block diagram, (b) underlying hardware

SystemVerilog

endmodule

```
module fpadd(input logic [31:0] a, b,
            output logic [31:0] s);
  logic [7:0] expa, expb, exp pre, exp, shamt;
  logic
              alessb;
  logic [23:0] manta, mantb, shmant;
  logic [22:0] fract;
  assign \{expa, manta\} = \{a[30:23], 1'b1, a[22:0]\};
  assign \{expb, mantb\} = \{b[30:23], 1'b1, b[22:0]\};
                      = {1'b0, exp, fract};
  assign s
  expcomp expcomp1(expa, expb, alessb, exp pre,
                    shamt):
  shiftmant shiftmant1(alessb, manta, mantb,
                      shamt, shmant);
  addmant addmant1(alessb, manta, mantb,
                    shmant, exp pre, fract, exp);
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity fpadd is
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
       s: out STD LOGIC VECTOR(31 downto 0));
architecture synth of fpadd is
component expcomp
  port(expa, expb: in STD LOGIC VECTOR(7 downto 0);
        alessb: inout STD LOGIC;
       exp, shamt: out STD LOGIC VECTOR (7 downto 0));
end component;
component shiftmant
  port(alessb: in STD_LOGIC;
    manta: in STD_LOGIC_VECTOR(23 downto 0);
    mantb: in STD_LOGIC_VECTOR(23 downto 0);
        shamt: in STD LOGIC VECTOR (7 downto 0);
        shmant: out STD LOGIC VECTOR(23 downto 0));
  end component;
  component addmant
    port(alessb: in STD_LOGIC;
    manta: in STD_LOGIC_VECTOR(23 downto 0);
         mantb: in STD LOGIC VECTOR(23 downto 0);
         shmant: in STD LOGIC VECTOR(23 downto 0);
         exp pre: in STD_LOGIC_VECTOR(7 downto 0);
         fract: out STD_LOGIC_VECTOR(22 downto 0);
                  out STD LOGIC VECTOR(7 downto 0));
  end component;
  signal expa, expb: STD LOGIC VECTOR(7 downto 0);
  signal exp pre, exp: STD LOGIC VECTOR(7 downto 0);
  signal shamt: STD LOGIC VECTOR(7 downto 0);
  signal alessb: STD LOGIC;
  signal manta: STD_LOGIC_VECTOR(23 downto 0);
signal mantb: STD_LOGIC_VECTOR(23 downto 0);
  signal shmant: STD LOGIC VECTOR(23 downto 0);
  signal fract: STD LOGIC VECTOR(22 downto 0);
begin
  expa <= a(30 downto 23);
  manta <= '1' & a(22 downto 0);
  expb <= b(30 downto 23);
  mantb <= '1' & b(22 downto 0);
     <= '0' & exp & fract;
  expcomp1: expcomp
   port map(expa, expb, alessb, exp pre, shamt);
  shiftmant1: shiftmant
   port map(alessb, manta, mantb, shamt, shmant);
  addmant1: addmant
   port map(alessb, manta, mantb, shmant,
             exp_pre, fract, exp);
```

(continued from previous page)

SystemVerilog

```
module expcomp(input logic [7:0] expa, expb,
              output logic alessb,
              output logic [7:0] exp, shamt);
 logic [7:0] aminusb, bminusa;
 assign aminusb = expa - expb;
 assign bminusa = expb - expa;
 assign alessb = aminusb[7];
 always comb
   if (alessb) begin
    exp = expb;
     shamt = bminusa;
   else begin
    exp = expa;
     shamt = aminusb;
   end
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity expcomp is
port(expa, expb: in STD_LOGIC_VECTOR(7 downto 0);
       alessb: inout STD_LOGIC;
       exp, shamt: out STD LOGIC VECTOR(7 downto 0));
end;
architecture synth of expcomp is
  signal aminusb: STD_LOGIC_VECTOR(7 downto 0);
signal bminusa: STD_LOGIC_VECTOR(7 downto 0);
  aminusb <= expa - expb;
  bminusa <= expb - expa;
  alessb <= aminusb(7);</pre>
  exp <= expb when alessb = '1' else expa;</pre>
  shamt <= bminusa when alessb = '1' else aminusb;
end;
```

(continued on next page)

(continued from previous page)

SystemVerilog

```
module shiftmant(input logic alessb,
                input logic [23:0] manta, mantb,
                input logic [7:0] shamt,
                output logic [23:0] shmant);
  logic [23:0] shiftedval;
  assign shiftedval = alessb ?
   (manta >> shamt) : (mantb >> shamt);
  always comb
   if (shamt[7] | shamt[6] | shamt[5] |
       (shamt[4] & shamt[3]))
       shmant = 24'b0;
   else
       shmant = shiftedval;
endmodule
module addmant(input logic
                                alessb,
              input logic [23:0] manta,
                                mantb, shmant,
              input logic [7:0] exp pre,
              output logic [22:0] fract,
              output logic [7:0] exp);
  logic [24:0] addresult;
  logic [23:0] addval;
  assign addval
                = alessb ? mantb : manta;
  assign addresult = shmant + addval;
  assign fract = addresult[24] ?
                   addresult[23:1] :
                    addresult[22:0];
                  = addresult[24] ?
  assign exp
                    (exp pre + 1) :
                    exp pre;
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
use ieee.numeric std.all;
use IEEE.std logic unsigned.all;
entity shiftmant is
   port(alessb: in STD_LOGIC;
    manta: in STD_LOGIC_VECTOR(23 downto 0);
    mantb: in STD_LOGIC_VECTOR(23 downto 0);
        shamt: in STD LOGIC VECTOR(7 downto 0);
        shmant: out STD LOGIC VECTOR(23 downto 0));
end;
architecture synth of shiftmant is
  signal shiftedval: unsigned (23 downto 0);
 signal shiftamt vector: STD LOGIC VECTOR (7 downto
0);
begin
  shiftedval <= SHIFT RIGHT (unsigned (manta), to in-
teger(unsigned(shamt))) when alessb = '1'
           else SHIFT_RIGHT( unsigned(mantb), to_in-
teger(unsigned(shamt));
shmant <= X"000000" when (shamt > 22)
         else STD LOGIC VECTOR(shiftedval);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
use IEEE.STD LOGIC ARITH.all;
entity addmant is
 port(alessb: in STD LOGIC;
      manta: in STD LOGIC VECTOR(23 downto 0);
       mantb: in STD LOGIC VECTOR(23 downto 0);
       shmant: in STD LOGIC VECTOR(23 downto 0);
       exp pre: in STD LOGIC VECTOR(7 downto 0);
       fract: out STD_LOGIC_VECTOR(22 downto 0);
       exp: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of addmant is
  signal addresult: STD LOGIC VECTOR(24 downto 0);
  signal addval: STD LOGIC VECTOR(23 downto 0);
begin
  addval <= mantb when alessb = '1' else manta;
  addresult <= ('0'&shmant) + addval;
  fract <= addresult(23 downto 1)</pre>
           when addresult (24) = '1'
           else addresult(22 downto 0);
  exp <= (exp_pre + 1)
           when addresult(24) = '1'
           else exp pre;
```

end:

(a)

- Extract exponent and fraction bits.
- Prepend leading 1 to form the mantissa.
- Add exponents.
- Multiply mantissas.
- Round result and truncate mantissa to 24 bits.
- Assemble exponent and fraction back into floating-point number






FIGURE 5.12 Floating-point multiplier block diagram

(c)

SystemVerilog


```
module fpmult(input logic [31:0] a, b,
             output logic [31:0] m);
 logic [7:0] expa, expb, exp;
 logic [23:0] manta, mantb;
  logic [22:0] fract;
  logic [47:0] result;
 assign \{expa, manta\} = \{a[30:23], 1'b1, a[22:0]\};
 assign \{expb, mantb\} = \{b[30:23], 1'b1, b[22:0]\};
 assign m = {1'b0, exp, fract};
 assign result = manta * mantb;
  assign fract = result[47] ?
                result[46:24] :
                result[45:23];
 assign exp = result[47] ?
              (expa + expb - 126) :
                                                      begin
              (expa + expb - 127);
                                                        expa
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
use IEEE.STD LOGIC ARITH.all;
entity fpmult is
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
    m: out STD_LOGIC_VECTOR(31 downto 0));
architecture synth of fpmult is
 signal expa, expb, exp:
   STD_LOGIC_VECTOR(7 downto 0);
  signal manta, mantb:
   STD LOGIC VECTOR(23 downto 0);
 signal fract:
   STD LOGIC VECTOR(22 downto 0);
 signal result:
   STD_LOGIC_VECTOR(47 downto 0);
        <= a(30 downto 23);
  manta <= '1' & a(22 downto 0);
  expb <= b(30 downto 23);
  mantb <= '1' & b(22 downto 0);
       <= '0' & exp & fract;
  result <= manta * mantb;
  fract <= result(46 downto 24)
              when (result(47) = '1')
            else result(45 downto 23);
         <= (expa + expb - 126)
  exp
              when (result(47) = '1')
            else (expa + expb - 127);
end;
```

Exercise 5.45

(a) Figure on next page



5.45 (b)

SystemVerilog

```
module prefixadd(input logic [31:0] a, b,
                input logic cin,
                output logic [31:0] s,
                output logic cout);
 logic [30:0] p, g;
 // p and g prefixes for rows 1 - 5
 logic [15:0] p1, p2, p3, p4, p5;
 logic [15:0] g1, g2, g3, g4, g5;
 pandg row0(a, b, p, g);
 blackbox row1({p[30],p[28],p[26],p[24],p[22],
                p[20],p[18],p[16],p[14],p[12],
                p[10],p[8],p[6],p[4],p[2],p[0]},
               {p[29],p[27],p[25],p[23],p[21],
                p[19],p[17],p[15],p[13],p[11],
                p[9],p[7],p[5],p[3],p[1],1'b0},
               {g[30],g[28],g[26],g[24],g[22],
                g[20],g[18],g[16],g[14],g[12],
                g[10],g[8],g[6],g[4],g[2],g[0]},
               {g[29],g[27],g[25],g[23],g[21],
                g[19],g[17],g[15],g[13],g[11],
                g[9],g[7],g[5],g[3],g[1],cin},
                p1, g1);
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity prefixadd is
 port(a, b: in STD LOGIC VECTOR(31 downto 0);
       cin: in STD LOGIC;
       s: out STD LOGIC VECTOR(31 downto 0);
       cout: out STD LOGIC);
end;
architecture synth of prefixadd is
 component pgblock
   port(a, b: in STD LOGIC VECTOR(30 downto 0);
        p, g: out STD LOGIC VECTOR(30 downto 0));
 end component;
 component pgblackblock is
  port (pik, gik: in STD LOGIC VECTOR(15 downto 0);
          pkj, gkj: in STD LOGIC VECTOR(15 downto 0);
          pij: out STD LOGIC VECTOR(15 downto 0);
          gij: out STD LOGIC VECTOR(15 downto 0));
  end component;
  component sumblock is
   port (a, b, g: in STD LOGIC VECTOR(31 downto 0);
        s: out STD LOGIC VECTOR(31 downto 0));
  end component;
  signal p, g: STD LOGIC VECTOR(30 downto 0);
  signal pik_1, pik_2, pik_3, pik_4, pik_5,
          gik_1, gik_2, gik_3, gik_4, gik_5,
          pkj_1, pkj_2, pkj_3, pkj_4, pkj_5, gkj_1, gkj_2, gkj_3, gkj_4, gkj_5,
          p1, p2, p3, p4, p5,
          g1, g2, g3, g4, g5:
                STD LOGIC VECTOR (15 downto 0);
              STD_LOGIC_VECTOR(31 downto 0);
  signal g6:
begin
  row0: pgblock
    port map(a(30 downto 0), b(30 downto 0), p, g);
  pik 1 <=
   (p(30) &p(28) &p(26) &p(24) &p(22) &p(20) &p(18) &p(16) &
    p(14) & p(12) & p(10) & p(8) & p(6) & p(4) & p(2) & p(0));
  gik 1 <=
   (g(30) &g(28) &g(26) &g(24) &g(22) &g(20) &g(18) &g(16) &
    g(14)&g(12)&g(10)&g(8)&g(6)&g(4)&g(2)&g(0));
  pkj 1 <=
   (p(29) &p(27) &p(25) &p(23) &p(21) &p(19) &p(17) &p(15) &
    p(13) &p(11) &p(9) &p(7) &p(5) &p(3) &p(1) &'0');
  gkj_1 <=
   (g(29) &g(27) &g(25) &g(23) &g(21) &g(19) &g(17) &g(15) &
    g(13)&g(11)&g(9)&g(7)&g(5)& g(3)& g(1)& cin);
  row1: pgblackblock
         port map(pik 1, gik 1, pkj 1, gkj 1,
                   p1, g1);
```

(continued on next page) (continued from previous page)

SystemVerilog

```
blackbox row2({p1[15],p[29],p1[13],p[25],p1[11],
               p[21],p1[9],p[17],p1[7],p[13],
               p1[5],p[9],p1[3],p[5],p1[1],p[1]},
             {{2{p1[14]}},{2{p1[12]}},{2{p1[10]}},
                {2{p1[8]}}, {2{p1[6]}}, {2{p1[4]}},
                {2{p1[2]}},{2{p1[0]}}},
              {q1[15],q[29],q1[13],q[25],q1[11],
               g[21],g1[9],g[17],g1[7],g[13],
               g1[5],g[9],g1[3],g[5],g1[1],g[1]},
             {{2{g1[14]}},{2{g1[12]}},{2{g1[10]}},
                {2{g1[8]}},{2{g1[6]}},{2{g1[4]}},
                {2{g1[2]}},{2{g1[0]}}},
               p2, q2);
blackbox row3({p2[15],p2[14],p1[14],p[27],p2[11],
               p2[10],p1[10],p[19],p2[7],p2[6],
              p1[6],p[11],p2[3],p2[2],p1[2],p[3]},
              {{4{p2[13]}},{4{p2[9]}},{4{p2[5]}},
                {4{p2[1]}}},
               {g2[15],g2[14],g1[14],g[27],g2[11],
               g2[10],g1[10],g[19],g2[7],g2[6],
              g1[6],g[11],g2[3],g2[2],g1[2],g[3]},
               \{\{4\{g2[13]\}\},\{4\{g2[9]\}\},\{4\{g2[5]\}\},
                {4{q2[1]}}},
               p3, g3);
```

VHDL

```
pik 2 <= p1(15)&p(29)&p1(13)&p(25)&p1(11)&
                           p(21)&p1(9)&p(17)&p1(7)&p(13)&
                           p1(5)&p(9)&p1(3)&p(5)&p1(1)&p(1);
gik 2 \le g1(15) & g(29) & g1(13) & g(25) & g1(11) & 
                           g(21)&g1(9)&g(17)&g1(7)&g(13)&
                           g1(5)&g(9)&g1(3)&g(5)&g1(1)&g(1);
pkj 2 <=
                        p1 (14) &p1 (14) &p1 (12) &p1 (12) &p1 (10) &p1 (10) &
                           p1(8)&p1(8)&p1(6)&p1(6)&p1(4)&p1(4)&
                           p1(2)&p1(2)&p1(0)&p1(0);
gkj 2 <=
                        g1 (14) &g1 (14) &g1 (12) &g1 (12) &g1 (10) &g1 (10) &
                           g1(8)&g1(8)&g1(6)&g1(6)&g1(4)&g1(4)&
                           g1(2)&g1(2)&g1(0)&g1(0);
row2: pgblackblock
                  port map(pik 2, gik 2, pkj 2, gkj 2,
                                             p2, g2);
pik 3 <= p2(15)&p2(14)&p1(14)&p(27)&p2(11)&
                           p2(10)&p1(10)&p(19)&p2(7)&p2(6)&
                           p1(6)&p(11)&p2(3)&p2(2)&p1(2)&p(3);
gik 3 <= g2(15)&g2(14)&g1(14)&g(27)&g2(11)&
                           g2 (10) &g1 (10) &g (19) &g2 (7) &g2 (6) &
                           g1(6)&g(11)&g2(3)&g2(2)&g1(2)&g(3);
pkj 3 <= p2(13)&p2(13)&p2(13)&p2(13)&
                           p2(9)&p2(9)&p2(9)&p2(9)&
                           p2 (5) &p2 (5) &p2 (5) &p2 (5) &
                           p2(1)&p2(1)&p2(1)&p2(1);
gkj 3 \le g2(13) \&g2(13) \&g2(13) \&g2(13) \&g2
                           g2(9)&g2(9)&g2(9)&g2(9)&
                           g2(5)&g2(5)&g2(5)&g2(5)&
                           g2(1)&g2(1)&g2(1)&g2(1);
row3: pgblackblock
                port map(pik_3, gik_3, pkj_3, gkj_3, p3, g3);
```

(continued on next page)

SystemVerilog

```
blackbox row4({p3[15:12],p2[13:12],
                p1[12],p[23],p3[7:4],
                p2[5:4],p1[4],p[7]},
                 {{8{p3[11]}},{8{p3[3]}}},
                 {g3[15:12],g2[13:12],
                 g1[12],g[23],g3[7:4],
                 g2[5:4],g1[4],g[7]},
                 {{8{g3[11]}}},{8{g3[3]}}},
                p4, g4);
 blackbox row5({p4[15:8],p3[11:8],p2[9:8],
                 p1[8],p[15]},
                 {{16{p4[7]}}},
                 {g4[15:8],g3[11:8],g2[9:8],
                 g1[8],g[15]},
                 {{16{q4[7]}}},
                p5,q5);
 sum row6({q5,q4[7:0],q3[3:0],q2[1:0],q1[0],cin},
          a, b, s);
 // generate cout
 assign cout = (a[31] \& b[31])
               (g5[15] & (a[31] | b[31]));
endmodule
```

VHDL

```
pik 4 <= p3(15 downto 12)&p2(13 downto 12)&
           p1(12)&p(23)&p3(7 downto 4)&
           p2(5 downto 4)&p1(4)&p(7);
gik 4 <= g3(15 downto 12)&g2(13 downto 12)&
           g1(12)&g(23)&g3(7 downto 4)&
           g2(5 downto 4)&g1(4)&g(7);
 pkj 4 <= p3(11)&p3(11)&p3(11)&p3(11)&
           p3(11)&p3(11)&p3(11)&p3(11)&
           p3(3)&p3(3)&p3(3)&p3(3)&
           p3(3)&p3(3)&p3(3);
gkj 4 <= g3(11)&g3(11)&g3(11)&g3(11)&
           g3(11)&g3(11)&g3(11)&g3(11)&
           g3 (3) &g3 (3) &g3 (3) &g3 (3) &
           g3(3)&g3(3)&g3(3)&g3(3);
 row4: pgblackblock
       port map(pik 4, gik 4, pkj 4, gkj 4, p4, g4);
  pik 5 <= p4(15 downto 8)&p3(11 downto 8)&
           p2(9 downto 8)&p1(8)&p(15);
  gik 5 <= g4(15 downto 8)&g3(11 downto 8)&
           g2(9 downto 8)&g1(8)&g(15);
  pkj 5 <= p4(7)&p4(7)&p4(7)&p4(7)&
           p4(7)&p4(7)&p4(7)&p4(7)&
           p4(7)&p4(7)&p4(7)&p4(7)&
           p4(7)&p4(7)&p4(7)&p4(7);
           gkj 5 <= g4(7)&g4(7)&g4(7)&g4(7)&
           g4(7)&g4(7)&g4(7)&g4(7)&
           g4(7)&g4(7)&g4(7)&g4(7)&
           g4(7)&g4(7)&g4(7)&g4(7);
  row5: pgblackblock
       port map(pik_5, gik_5, pkj_5, gkj_5, p5, g5);
  g6 <= (g5 & g4(7 downto 0) & g3(3 downto 0) &
         g2(1 downto 0) & g1(0) & cin);
  row6: sumblock
        port map(g6, a, b, s);
  -- generate cout
  cout \le (a(31) \text{ and } b(31)) \text{ or }
          (q6(31) and (a(31) or b(31)));
end;
```

(continued from previous page)

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity pgblock is
 port(a, b: in STD LOGIC VECTOR(30 downto 0);
     p, g: out STD LOGIC VECTOR(30 downto 0));
architecture synth of pgblock is
begin
p <= a or b;
g <= a and b;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity pgblackblock is
 port(pik, gik, pkj, gkj:
        in STD LOGIC VECTOR(15 downto 0);
      pij, gij:
        out STD LOGIC VECTOR(15 downto 0));
end:
architecture synth of pgblackblock is
begin
 pij <= pik and pkj;
 gij <= gik or (pik and gkj);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity sumblock is
 port(g, a, b: in STD LOGIC VECTOR(31 downto 0);
     s: out STD_LOGIC_VECTOR(31 downto 0));
end:
architecture synth of sumblock is
 s <= a xor b xor g;
end:
```

5.41 (c) Using Equation 5.11 to find the delay of the prefix adder:

$$t_{PA} = t_{pg} + \log_2 N(t_{pg_prefix}) + t_{XOR}$$

We find the delays for each block:

$$t_{pg} = 100 \text{ ps}$$

 $t_{pg_prefix} = 200 \text{ ps}$
 $t_{XOR} = 100 \text{ ps}$

Thus,

$$t_{PA} = [100 + 5(200) + 100] \text{ ps} = 1200 \text{ ps} = 1.2 \text{ ns}$$

5.41 (d) To make a pipelined prefix adder, add pipeline registers between each of the rows of the prefix adder. Now each stage will take 200 ps plus the

sequencing overhead, t_{pq} + $t_{\rm setup}$ = 80ps. Thus each cycle is 280 ps and the design can run at 3.57 GHz.

5.45 (e)

SystemVerilog

```
module prefixaddpipe(input logic
                                          clk, cin,
                      input logic [31:0] a, b,
                      output logic [31:0] s, output cout);
  // p and g prefixes for rows 0 - 5
  logic [30:0] p0, p1, p2, p3, p4, p5;
  logic [30:0] g0, g1, g2, g3, g4, g5;
 logic p_1_0, p_1_1, p_1_2, p_1_3, p_1_4, p_1_5, g_1_0, g_1_1, g_1_2, g_1_3, g_1_4, g_1_5;
  // pipeline values for a and b
  logic [31:0] a0, a1, a2, a3, a4, a5,
              b0, b1, b2, b3, b4, b5;
  // row 0
  flop #(2) flop0 pg 1(clk, {1'b0,cin}, {p_1_0,g_1_0});
  pandg row0(clk, a[30:0], b[30:0], p0, g0);
  // row 1
 {\tt flop \ \#(2) \quad flop1\_pg\_1(clk, \ \{p\_1\_0, g\_1\_0\}, \ \{p\_1\_1, g\_1\_1\});}
                            flop
                                             # (30)
                                                                 flop1 pg(clk,
{p0[29],p0[27],p0[25],p0[23],p0[21],p0[19],p0[17],p0[15],
                             p0[13],p0[11],p0[9],p0[7],p0[5],p0[3],p0[1],
g0[29],g0[27],g0[25],g0[23],g0[21],g0[19],g0[17],g0[15],
                             g0[13],g0[11],g0[9],g0[7],g0[5],g0[3],g0[1]},
{p1[29],p1[27],p1[25],p1[23],p1[21],p1[19],p1[17],p1[15],
                             p1[13],p1[11],p1[9],p1[7],p1[5],p1[3],p1[1],
g1[29],g1[27],g1[25],g1[23],g1[21],g1[19],g1[17],g1[15],
                             g1[13],g1[11],g1[9],g1[7],g1[5],g1[3],g1[1]});
 blackbox row1(clk,
 {p0[30],p0[28],p0[26],p0[24],p0[22],
                 p0[20],p0[18],p0[16],p0[14],p0[12],
                 p0[10],p0[8],p0[6],p0[4],p0[2],p0[0]},
                 {p0[29],p0[27],p0[25],p0[23],p0[21],
                 p0[19],p0[17],p0[15],p0[13],p0[11],
                 p0[9],p0[7],p0[5],p0[3],p0[1],1'b0},
                 {g0[30],g0[28],g0[26],g0[24],g0[22],
                 g0[20],g0[18],g0[16],g0[14],g0[12],
                 g0[10],g0[8],g0[6],g0[4],g0[2],g0[0]},
                 {g0[29],g0[27],g0[25],g0[23],g0[21],
                 g0[19],g0[17],g0[15],g0[13],g0[11],
                 g0[9],g0[7],g0[5],g0[3],g0[1],g_1_0},
                 {p1[30],p1[28],p1[26],p1[24],p1[22],p1[20],
 p1[18],p1[16],p1[14],p1[12],p1[10],p1[8],
 p1[6],p1[4],p1[2],p1[0]},
                 {g1[30],g1[28],g1[26],g1[24],g1[22],g1[20],
 g1[18],g1[16],g1[14],g1[12],g1[10],g1[8],
 g1[6],g1[4],g1[2],g1[0]});
  // row 2
  flop #(2) flop2_pg_1(clk, {p_1_1,g_1_1}, {p_1_2,g_1_2});
                            flop
                                             #(30)
                                                                 flop2 pg(clk,
{p1[28:27],p1[24:23],p1[20:19],p1[16:15],p1[12:11],
```

```
p1[8:7],p1[4:3],p1[0],
q1[28:27],q1[24:23],q1[20:19],q1[16:15],q1[12:11],
g1[8:7],g1[4:3],g1[0]},
  {p2[28:27],p2[24:23],p2[20:19],p2[16:15],p2[12:11],
                                                                    p2[8:7],p2[4:3],p2[0],
  q2[28:27],q2[24:23],q2[20:19],q2[16:15],q2[12:11],
  g2[8:7],g2[4:3],g2[0]});
   blackbox row2(clk,
{p1[30:29],p1[26:25],p1[22:21],p1[18:17],p1[14:13],p1[10:9],p1[6:5],p1[2:1]
},
     \{\{2\{p1[28]\}\}, \{2\{p1[24]\}\}, \{2\{p1[20]\}\}, \{2\{p1[16]\}\}, \{2\{p1[12]\}\}, \{2\{p1[28]\}\}, \{2
{2{p1[8]}},
       {2{p1[4]}}, {2{p1[0]}}},
{g1[30:29],g1[26:25],g1[22:21],g1[18:17],g1[14:13],g1[10:9],g1[6:5],g1[2:1]
      \{2\{g1[28]\}\}, \{2\{g1[24]\}\}, \{2\{g1[20]\}\}, \{2\{g1[16]\}\}, \{2\{g1[12]\}\},
{2{g1[8]}},
       {2{g1[4]}}, {2{g1[0]}}},
{p2[30:29],p2[26:25],p2[22:21],p2[18:17],p2[14:13],p2[10:9],p2[6:5],p2[2:1]
{g2[30:29],g2[26:25],g2[22:21],g2[18:17],g2[14:13],g2[10:9],g2[6:5],g2[2:1]
} ):
    // row 3
    flop #(2) flop3_pg_1(clk, {p_1_2,g_1_2}, {p_1_3,g_1_3});
    flop #(30) flop3_pg(clk, {p2[26:23],p2[18:15],p2[10:7],p2[2:0],
  g2[26:23],g2[18:15],g2[10:7],g2[2:0]},
{p3[26:23],p3[18:15],p3[10:7],p3[2:0],
  g3[26:23],g3[18:15],g3[10:7],g3[2:0]});
   blackbox row3(clk,
                                       {p2[30:27],p2[22:19],p2[14:11],p2[6:3]},
  { {4{p2[26]}}, {4{p2[18]}}, {4{p2[10]}}, {4{p2[2]}} },
  {g2[30:27],g2[22:19],g2[14:11],g2[6:3]},
  \{ \{4\{g2[26]\}\}, \{4\{g2[18]\}\}, \{4\{g2[10]\}\}, \{4\{g2[2]\}\} \}, 
  {p3[30:27],p3[22:19],p3[14:11],p3[6:3]},
  {g3[30:27],g3[22:19],g3[14:11],g3[6:3]});
    flop #(2) flop4_pg_1(clk, {p_1_3,g_1_3}, {p_1_4,g_1_4});
    flop #(30) flop4_pg(clk, {p3[22:15],p3[6:0],
  g3[22:15],g3[6:0]},
                                                                  {p4[22:15],p4[6:0],
  g4[22:15],g4[6:0]});
    blackbox row4(clk,
                                        {p3[30:23],p3[14:7]},
  { {8{p3[22]}}, {8{p3[6]}} },
                                        {g3[30:23],g3[14:7]},
  { {8{g3[22]}}, {8{g3[6]}} },
  {p4[30:23],p4[14:7]},
  {q4[30:23],q4[14:7]});
    // row 5
    flop #(2) flop5_pg_1(clk, {p_1_4,g_1_4}, {p_1_5,g_1_5});
    flop #(30) flop5 pg(clk, {p4[14:0],g4[14:0]},
                                                                   {p5[14:0],g5[14:0]});
```

```
blackbox row5(clk,
                 p4[30:15],
 {16{p4[14]}},
 g4[30:15],
 {16{q4[14]}},
 p5[30:15], q5[30:15]);
  // pipeline registers for a and b
  flop #(64) flop0_ab(clk, {a,b}, {a0,b0});
flop #(64) flop1_ab(clk, {a0,b0}, {a1,b1});
  flop #(64) flop2_ab(clk, {a1,b1}, {a2,b2});
  flop #(64) flop3 ab(clk, {a2,b2}, {a3,b3});
  flop #(64) flop4 ab(clk, {a3,b3}, {a4,b4});
  flop #(64) flop5_ab(clk, {a4,b4}, {a5,b5});
  sum row6(clk, {g5,g 1 5}, a5, b5, s);
  // generate cout
  assign cout = (a5[31] \& b5[31]) | (g5[30] \& (a5[31] | b5[31]));
endmodule
// submodules
module pandg(input logic
                               clk,
             input logic [30:0] a, b, output logic [30:0] p, g);
  always ff @(posedge clk)
  begin
   p <= a | b;
   g <= a & b;
  end
endmodule
module blackbox(input logic clk,
                 input logic [15:0] pleft, pright, gleft, gright,
                 output logic [15:0] pnext, gnext);
  always_ff @(posedge clk)
 begin
   pnext <= pleft & pright;
   gnext <= pleft & gright | gleft;</pre>
  end
endmodule
module sum(input logic
           input logic [31:0] g, a, b,
           output logic [31:0] s);
  always ff @(posedge clk)
   s <= a ^ b ^ g;
endmodule
module flop
  #(parameter width = 8)
  (input logic cl) input logic [width-1:0] d,
                             clk,
  output logic [width-1:0] q);
  always ff @(posedge clk)
   q <= d;
endmodule
```

5.45 (e)

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity prefixaddpipe is
 port(clk: in STD LOGIC;
      a, b: in STD_LOGIC_VECTOR(31 downto 0);
      cin: in STD_LOGIC;
      s: out STD LOGIC VECTOR(31 downto 0);
      cout: out STD LOGIC);
end:
architecture synth of prefixaddpipe is
 component pgblock
   port(clk: in STD LOGIC;
        a, b: in STD LOGIC VECTOR(30 downto 0);
        p, g: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component sumblock is
   port (clk: in STD LOGIC;
         a, b, g: in STD LOGIC VECTOR(31 downto 0);
                 out STD_LOGIC_VECTOR(31 downto 0));
         s:
 end component;
 component flop is generic(width: integer);
   port(clk: in STD LOGIC;
        d: in STD LOGIC VECTOR (width-1 downto 0);
        q: out STD LOGIC VECTOR(width-1 downto 0));
 end component;
 component flop1 is
   port(clk: in STD_LOGIC;
                   in STD LOGIC;
        d:
        q:
                    out STD LOGIC);
 end component;
 component row1 is
   port(clk: in STD LOGIC;
        p0, g0: in STD LOGIC VECTOR(30 downto 0);
        p_1_0, g_1_0: in STD_LOGIC;
        p1, g1: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component row2 is
   port(clk: in STD_LOGIC;
        p1, g1: in STD_LOGIC_VECTOR(30 downto 0); p2, g2: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component row3 is
   port(clk: in STD LOGIC;
        p2, g2: in STD_LOGIC_VECTOR(30 downto 0);
        p3, g3: out STD LOGIC VECTOR(30 downto 0));
 end component;
 component row4 is
   port(clk: in STD LOGIC;
        p3, g3: in STD LOGIC VECTOR(30 downto 0);
        p4, g4: out STD LOGIC VECTOR(30 downto 0));
 end component;
 component row5 is
   port(clk: in STD LOGIC;
        p4, g4: in STD LOGIC VECTOR(30 downto 0);
        p5, g5: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
```

```
-- p and g prefixes for rows 0 - 5
  signal p0, p1, p2, p3, p4, p5: STD LOGIC VECTOR(30 downto 0);
  signal g0, g1, g2, g3, g4, g5: STD LOGIC VECTOR(30 downto 0);
  -- p and g prefixes for column -1, rows 0 - 5
  signal p_1_0, p_1_1, p_1_2, p_1_3, p_1_4, p_1_5,
         g_1_0, g_1_1, g_1_2, g_1_3, g_1_4, g_1_5: STD_LOGIC;
  -- pipeline values for a and b
  signal a0, a1, a2, a3, a4, a5,
         b0, b1, b2, b3, b4, b5: STD LOGIC VECTOR(31 downto 0);
  -- final generate signal
  signal g5 all: STD LOGIC VECTOR(31 downto 0);
begin
  -- p and g calculations
  row0 reg: pgblock port map(clk, a(30 downto 0), b(30 downto 0), p0, g0);
  row1_reg: row1 port map(clk, p0, g0, p_1_0, g_1_0, p1, g1);
  row2_reg: row2 port map(clk, p1, g1, p2, g2);
  row3_reg: row3 port map(clk, p2, g2, p3, g3);
  row4 reg: row4 port map(clk, p3, g3, p4, g4);
  row5 reg: row5 port map(clk, p4, g4, p5, g5);
  -- pipeline registers for a and b
  flop0 a: flop generic map(32) port map (clk, a, a0);
  flop0 b: flop generic map(32) port map (clk, b, b0);
  flop1 a: flop generic map(32) port map (clk, a0, a1);
  flop1 b: flop generic map(32) port map (clk, b0, b1);
  flop2 a: flop generic map(32) port map (clk, a1, a2);
  flop2_b: flop generic map(32) port map (clk, b1, b2);
  flop3_a: flop generic map(32) port map (clk, a2, a3);
  flop3 b: flop generic map(32) port map (clk, b2, b3);
  flop4 a: flop generic map(32) port map (clk, a3, a4);
  flop4 b: flop generic map(32) port map (clk, b3, b4);
  flop5 a: flop generic map(32) port map (clk, a4, a5);
  flop5 b: flop generic map(32) port map (clk, b4, b5);
  -- pipeline p and g for column -1
  p_1_0 \ll 0'; flop_1_g0: flop1 port map (clk, cin, g_1_0);
  flop_1_p1: flop1 port map (clk, p_1_0, p_1_1); flop_1_g1: flop1 port map (clk, g_1_0, g_1_1);
  flop_1_p2: flop1 port map (clk, p_1_1, p_1_2);
  flop_1_g2: flop1 port map (clk, g_1_1, g_1_2);
  flop_1_p3: flop1 port map (clk, p_1_2, p_1_3); flop_1_g3:
  flop1 port map (clk, g_1_2, g_1_3);
  flop_1_p4: flop1 port map (clk, p_1_3, p_1_4);
  flop_1_g4: flop1 port map (clk, g_1_3, g_1_4); flop_1_p5: flop1 port map (clk, p_1_4, p_1_5);
  flop 1 g5: flop1 port map (clk, g 1 4, g 1 5);
  -- generate sum and cout
  g5 \ all \le (g5\&g \ 1 \ 5);
  row6: sumblock port map(clk, g5 all, a5, b5, s);
  -- generate cout
  cout \leq (a5(31) and b5(31)) or (g5(30) and (a5(31) or b5(31)));
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity pgblock is
  port(clk: in STD LOGIC;
```

```
a, b: in STD_LOGIC_VECTOR(30 downto 0);
       p, g: out STD LOGIC VECTOR(30 downto 0));
end;
architecture synth of pgblock is
 process(clk) begin
    if rising_edge(clk) then
       p \le \overline{a} \text{ or } b;
        g \le a and b;
    end if;
  end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity blackbox is
  port(clk: in STD LOGIC;
      pik, pkj, gik, gkj:
            in STD LOGIC VECTOR(15 downto 0);
       pij, gij:
             out STD LOGIC VECTOR(15 downto 0));
end;
architecture synth of blackbox is
 process(clk) begin
   if rising edge(clk) then
     pij <= pik and pkj;
     gij <= gik or (pik and gkj);
   end if;
 end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity sumblock is
  port(clk: in STD LOGIC;
      g, a, b: in STD_LOGIC_VECTOR(31 downto 0);
       s: out STD LOGIC VECTOR(31 downto 0));
end;
architecture synth of sumblock is
begin
  process(clk) begin
   if rising_edge(clk) then
    s <= a xor b xor g;
    end if;
  end process;
end:
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC ARITH.all;
entity flop is -- parameterizable flip flop
 generic(width: integer);
            in STD_LOGIC;
in STD_LOGIC_VECTOR(width-1 downto 0);
  port(clk:
      d:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
architecture synth of flop is
begin
  process(clk) begin
   if rising_edge(clk) then
      q <= d;
```

```
end if:
    end process;
end:
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC ARITH.all;
entity flop1 is -- 1-bit flip flop
    port(clk: in STD_LOGIC;
                                   in STD LOGIC;
             d:
                                   out STD LOGIC);
              q:
end:
architecture synth of flop1 is
   process(clk) begin
       if rising edge(clk) then
         q <= d;
       end if;
    end process;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity row1 is
    port(clk: in STD LOGIC;
             p0, g0: in STD LOGIC VECTOR(30 downto 0);
              p_1_0, g_1 0: in STD LOGIC;
              p1, g1: out STD LOGIC VECTOR(30 downto 0));
end:
architecture synth of rowl is
    component blackbox is
        port (clk: in STD LOGIC;
                    pik, pkj: in STD LOGIC VECTOR(15 downto 0);
                    gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
                                    out STD_LOGIC_VECTOR(15 downto 0);
                    pij:
                                        out STD LOGIC VECTOR(15 downto 0));
                    aii:
    end component;
    component flop is generic (width: integer);
        port(clk: in STD LOGIC;
                  d: in STD LOGIC VECTOR (width-1 downto 0);
                  q: out STD LOGIC VECTOR(width-1 downto 0));
    end component;
    -- internal signals for calculating p, g
    signal pik 0, gik 0, pkj 0, gkj 0,
                  pij_0, gij_0: STD_LOGIC_VECTOR(15 downto 0);
    -- internal signals for pipeline registers
    signal pg0_in, pg1_out: STD_LOGIC_VECTOR(29 downto 0);
    pg0 in \le (p0(29) &p0(27) &p0(25) &p0(23) &p0(21) &p0(19) &p0(17) &p0(15) &p0(19) &p0
                                    p0(13)&p0(11)&p0(9)&p0(7)&p0(5)&p0(3)&p0(1)&
                                     g0(29)&g0(27)&g0(25)&g0(23)&g0(21)&g0(19)&g0(17)&g0(15)&
                                    g0(13)&g0(11)&g0(9)&g0(7)&g0(5)&g0(3)&g0(1));
    flop1 pg: flop generic map(30) port map (clk, pg0 in, pg1 out);
    p1(29) \le pg1 \text{ out}(29); p1(27) \le pg1 \text{ out}(28); p1(25) \le pg1 \text{ out}(27);
    p1(23) <= pg1 out(26);
    p1(21) \le pq1 \text{ out}(25); p1(19) \le pq1 \text{ out}(24); p1(17) \le pq1 \text{ out}(23);
    p1(15) <= pg1_out(22); p1(13) <= pg1_out(21); p1(11) <= pg1_out(20);
    p1(9) <= pg1_out(19); p1(7) <= pg1_out(18); p1(5) <= pg1_out(17);
    p1(3) <= pg1_out(16); p1(1) <= pg1_out(15);
    g1(29) \le pg1 \text{ out}(14); g1(27) \le pg1 \text{ out}(13); g1(25) \le pg1 \text{ out}(12);
    g1(23) <= pg1_out(11); g1(21) <= pg1_out(10); g1(19) <= pg1_out(9);
    g1(17) \le pg1 \text{ out}(8); g1(15) \le pg1 \text{ out}(7); g1(13) \le pg1 \text{ out}(6);
```

```
g1(11) <= pg1_out(5); g1(9) <= pg1_out(4); g1(7) <= pg1_out(3);
       g1(5) <= pg1_out(2); g1(3) <= pg1_out(1); g1(1) <= pg1_out(0);
        -- pg calculations
       pik 0 <= (p0(30)&p0(28)&p0(26)&p0(24)&p0(22)&p0(20)&p0(18)&p0(16)&
                                              p0 (14) &p0 (12) &p0 (10) &p0 (8) &p0 (6) &p0 (4) &p0 (2) &p0 (0));
       gik 0 <= (g0(30)\&g0(28)\&g0(26)\&g0(24)\&g0(22)\&g0(20)\&g0(18)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(16)\&g0(1
                                               g0(14)&g0(12)&g0(10)&g0(8)&g0(6)&g0(4)&g0(2)&g0(0));
       pkj 0 \le (p0(29) &p0(27) &p0(25) &p0(23) &p0(21) & p0(19) & p0(17) &p0(15) &p0(15) &p0(17) &p0(15) &p
                                               p0(13)&p0(11)&p0(9)&p0(7)&p0(5)&p0(3)&p0(1)&p 1 0);
       gkj \ 0 \ <= \ (g0\,(29)\,\&g0\,(27)\,\&g0\,(25)\,\&g0\,(23)\,\&g0\,(21)\,\&g0\,(19)\,\&g0\,(17)\,\&g0\,(15)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,(19)\,\&g0\,
                                              g0(13)&g0(11)&g0(9)&g0(7)&g0(5)& g0(3)&g0(1)&g 1 0);
       row1: blackbox port map(clk, pik_0, pkj_0, gik_0, gkj_0, pij_0, gij_0);
       p1(18) <= pij 0(9); p1(16) <= pij 0(8); p1(14) <= pij 0(7);
       p1(12) <= pij 0(6); p1(10) <= pij 0(5); p1(8) <= pij 0(4);
       p1(6) \le pij_0(3); p1(4) \le pij_0(2); p1(2) \le pij_0(1); p1(0) \le pij_0(0);
       g1(30) \le gij_0(15); g1(28) \le gij_0(14); g1(26) \le gij_0(13);
       g1(24) \le gij_0(12); g1(22) \le gij_0(11); g1(20) \le gij_0(10);
      g1(18) \ll gij_0(9); g1(16) \ll gij_0(8); g1(14) \ll gij_0(7); g1(12) \ll gij_0(6); g1(10) \ll gij_0(5); g1(8) \ll gij_0(4);
      g1(6) \le gij 0(3); g1(4) \le gij 0(2); g1(2) \le gij 0(1); g1(0) \le gij 0(0);
library IEEE; use IEEE.STD LOGIC 1164.all;
entity row2 is
       port(clk: in STD_LOGIC;
                          p1, q1: in STD LOGIC VECTOR(30 downto 0);
                           p2, g2: out STD LOGIC VECTOR(30 downto 0));
end:
architecture synth of row2 is
       component blackbox is
              port (clk: in STD LOGIC;
                                      pik, pkj: in STD LOGIC VECTOR(15 downto 0);
                                       gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
                                                                       out STD LOGIC VECTOR(15 downto 0);
                                      pij:
                                                                             out STD LOGIC VECTOR(15 downto 0));
                                      aij:
       end component;
       component flop is generic(width: integer);
               port(clk: in STD LOGIC;
                                   d: in STD LOGIC VECTOR (width-1 downto 0);
                                   q: out STD LOGIC VECTOR (width-1 downto 0));
       end component;
       -- internal signals for calculating p, q
       signal pik_1, gik_1, pkj_1, gkj_1,
                                   pij 1, gij 1: STD LOGIC VECTOR(15 downto 0);
       -- internal signals for pipeline registers
       signal pg1 in, pg2 out: STD LOGIC VECTOR(29 downto 0);
begin
       pg1 in <= (p1(28 downto 27)&p1(24 downto 23)&p1(20 downto 19)&
                                                  p1(16 downto 15)&
                                                  p1(12 downto 11)&p1(8 downto 7)&p1(4 downto 3)&p1(0)&
                                                  g1(28 downto 27)&g1(24 downto 23)&g1(20 downto 19)&
                                                  g1(16 downto 15)&
                                                  g1(12 downto 11)&g1(8 downto 7)&g1(4 downto 3)&g1(0));
       flop2 pg: flop generic map(30) port map (clk, pg1 in, pg2 out);
```

```
p2(28 downto 27) <= pg2_out(29 downto 28);
  p2(24 downto 23) <= pg2_out(27 downto 26);
p2(20 downto 19) <= pg2_out(25 downto 24);
  p2(16 downto 15) <= pg2 out(23 downto 22);
  p2(12 downto 11) <= pg2_out(21 downto 20);
  p2(8 downto 7) <= pg2 out(19 downto 18);
  p2(4 downto 3) <= pg2_out(17 downto 16);
  p2(0) <= pg2_out(15);
  g2(28 downto 27) <= pg2 out(14 downto 13);
  g2(24 downto 23) <= pg2 out(12 downto 11);
  g2(20 downto 19) <= pg2 out(10 downto 9);
  g2(16 downto 15) <= pg2 out(8 downto 7);
  g2(12 downto 11) <= pg2 out(6 downto 5);
  g2(8 downto 7) <= pg2_out(4 downto 3);
  g2(4 downto 3) <= pg2 out(2 downto 1); g2(0) <= pg2 out(0);
  -- pg calculations
  pik 1 <= (p1(30 downto 29)&p1(26 downto 25)&p1(22 downto 21)&
            p1(18 downto 17)&p1(14 downto 13)&p1(10 downto 9)&
            p1(6 downto 5)&p1(2 downto 1));
  gik 1 <= (g1(30 downto 29)&g1(26 downto 25)&g1(22 downto 21)&
            g1(18 downto 17)&g1(14 downto 13)&g1(10 downto 9)&
            g1(6 downto 5)&g1(2 downto 1));
  pkj_1 <= (p1(28)&p1(28)&p1(24)&p1(24)&p1(20)&p1(20)&p1(16)&p1(16)&
            p1(12)&p1(12)&p1(8)&p1(8)&p1(4)&p1(4)&p1(0)&p1(0));
  gkj 1 <= (g1(28)&g1(28)&g1(24)&g1(24)&g1(20)&g1(20)&g1(16)&g1(16)&
            g1(12)&g1(12)&g1(8)&g1(8)&g1(4)&g1(4)&g1(0)&g1(0));
  row2: blackbox
        port map(clk, pik 1, pkj 1, gik 1, gkj 1, pij 1, gij 1);
  p2(30 downto 29) <= pij 1(15 downto 14);
  p2(26 downto 25) <= pij 1(13 downto 12);
  p2(22 downto 21) <= pij_1(11 downto 10);
  p2(18 downto 17) <= pij_1(9 downto 8);
 p2(14 downto 13) <= pij_1(7 downto 6); p2(10 downto 9) <= pij 1(5 downto 4);
  p2(6 downto 5) <= pij 1(3 downto 2); p2(2 downto 1) <= pij 1(1 downto 0);
  g2(30 downto 29) <= gij 1(15 downto 14);
  g2(26 downto 25) <= gij 1(13 downto 12);
  g2(22 downto 21) <= gij_1(11 downto 10);
  g2(18 downto 17) <= gij 1(9 downto 8);
 g2(14 \text{ downto } 13) \le gij_1(7 \text{ downto } 6); g2(10 \text{ downto } 9) \le gij_1(5 \text{ downto } 4);
  g2(6 downto 5) <= gij 1(3 downto 2); g2(2 downto 1) <= gij 1(1 downto 0);
library IEEE; use IEEE.STD LOGIC 1164.all;
entity row3 is
  port(clk: in STD LOGIC;
       p2, g2: in STD LOGIC VECTOR(30 downto 0);
       p3, g3: out STD LOGIC VECTOR(30 downto 0));
end;
architecture synth of row3 is
  component blackbox is
    port (clk: in STD LOGIC;
          pik, pkj: in STD LOGIC VECTOR(15 downto 0);
          gik, gkj: in STD LOGIC VECTOR(15 downto 0);
                   out STD LOGIC VECTOR(15 downto 0);
          pij:
                    out STD_LOGIC_VECTOR(15 downto 0));
          gij:
  end component;
  component flop is generic (width: integer);
    port(clk: in STD LOGIC;
         d: in STD LOGIC VECTOR (width-1 downto 0);
```

```
q: out STD LOGIC VECTOR(width-1 downto 0));
  end component;
  -- internal signals for calculating p, g
  signal pik 2, gik 2, pkj 2, gkj 2,
         pij_2, gij_2: STD_LOGIC_VECTOR(15 downto 0);
  -- internal signals for pipeline registers
  signal pg2 in, pg3 out: STD LOGIC VECTOR(29 downto 0);
begin
  pg2 in <= (p2(26 downto 23)&p2(18 downto 15)&p2(10 downto 7)&
             p2(2 downto 0)&
           g2(26 downto 23)&g2(18 downto 15)&g2(10 downto 7)&g2(2 downto 0));
  flop3 pg: flop generic map(30) port map (clk, pg2_in, pg3_out);
  p3(26 downto 23) <= pg3 out(29 downto 26);
  p3(18 downto 15) <= pg3 out(25 downto 22);
  p3(10 downto 7) <= pg3 out(21 downto 18);
  p3(2 downto 0) <= pg3 out(17 downto 15);
  g3(26 downto 23) <= pg3 out(14 downto 11);
  g3(18 downto 15) <= pg3 out(10 downto 7);
  g3(10 downto 7) <= pg3_out(6 downto 3);
  g3(2 downto 0) <= pg3 out(2 downto 0);
  -- pg calculations
  pik 2 <= (p2(30 downto 27)&p2(22 downto 19)&
            p2(14 downto 11)&p2(6 downto 3));
  gik_2 \le (g2(30 \text{ downto } 27)\&g2(22 \text{ downto } 19)\&
            g2(14 downto 11)&g2(6 downto 3));
  pkj 2 <= (p2(26)&p2(26)&p2(26)&p2(26)&
            p2(18)&p2(18)&p2(18)&p2(18)&
            p2(10)&p2(10)&p2(10)&p2(10)&
            p2(2)&p2(2)&p2(2)&p2(2));
  gkj 2 <= (g2(26)&g2(26)&g2(26)&g2(26)&
            g2(18)&g2(18)&g2(18)&g2(18)&
            g2(10)&g2(10)&g2(10)&g2(10)&
            g2(2)&g2(2)&g2(2)&g2(2));
  row3: blackbox
        port map(clk, pik 2, pkj 2, gik 2, gkj 2, pij 2, gij 2);
  p3(30 downto 27) <= pij_2(15 downto 12);
  p3(22 downto 19) <= pij_2(11 downto 8);
 p3(14 downto 11) <= pij 2(7 downto 4); p3(6 downto 3) <= pij 2(3 downto 0);
 g3(30 downto 27) <= gij 2(15 downto 12);
 g3(22 downto 19) <= gij 2(11 downto 8);
 g3(14 \text{ downto } 11) \le gij 2(7 \text{ downto } 4); g3(6 \text{ downto } 3) \le gij 2(3 \text{ downto } 0);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity row4 is
  port(clk: in STD LOGIC;
      p3, g3: in STD_LOGIC_VECTOR(30 downto 0);
       p4, g4: out STD LOGIC VECTOR(30 downto 0));
end;
architecture synth of row4 is
  component blackbox is
   port (clk: in STD LOGIC;
          pik, pkj: in STD_LOGIC_VECTOR(15 downto 0);
          gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
pij: out STD_LOGIC_VECTOR(15 downto 0);
          gij:
                     out STD LOGIC VECTOR(15 downto 0));
  end component;
```

```
component flop is generic(width: integer);
           port(clk: in STD LOGIC;
                         d: in STD LOGIC VECTOR (width-1 downto 0);
                                    out STD LOGIC VECTOR (width-1 downto 0));
                          q:
     end component;
     -- internal signals for calculating p, g
     signal pik_3, gik_3, pkj_3, gkj_3,
                          pij_3, gij_3: STD_LOGIC_VECTOR(15 downto 0);
     -- internal signals for pipeline registers
     signal pg3 in, pg4 out: STD LOGIC VECTOR(29 downto 0);
begin
    pg3 in <= (p3(22 downto 15)&p3(6 downto 0)&g3(22 downto 15)&g3(6 downto 0));
      flop4 pg: flop generic map(30) port map (clk, pg3_in, pg4_out);
     p4(22 downto 15) <= pg4 out(29 downto 22);
     p4(6 downto 0) <= pg4 out(21 downto 15);
     q4(22 downto 15) <= pg4 out(14 downto 7);
     g4(6 downto 0) <= pg4_out(6 downto 0);
     -- pg calculations
     pik 3 <= (p3(30 downto 23)&p3(14 downto 7));
     gik 3 <= (g3(30 downto 23)&g3(14 downto 7));
     pkj_3 <= (p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)&p3(22)
                                  p3(6)&p3(6)&p3(6)&p3(6)&p3(6)&p3(6)&p3(6));
     gkj 3 <= (g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)&g3(22)
                                   g3(6)&g3(6)&g3(6)&g3(6)&g3(6)&g3(6)&g3(6));
     row4: blackbox
                       port map(clk, pik_3, pkj_3, gik_3, gkj_3, pij_3, gij_3);
     p4(30 downto 23) <= pij 3(15 downto 8);
     p4(14 downto 7) <= pij_3(7 downto 0);
     g4(30 downto 23) <= gij_3(15 downto 8);
     g4(14 \text{ downto } 7) \le gij 3(7 \text{ downto } 0);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity row5 is
     port(clk: in STD LOGIC;
                    p4, g4: in STD LOGIC VECTOR(30 downto 0);
                    p5, g5: out STD LOGIC VECTOR(30 downto 0));
end:
architecture synth of row5 is
     component blackbox is
                                                  in STD LOGIC;
           port (clk:
                    pik, pkj: in STD_LOGIC_VECTOR(15 downto 0);
                             gik, gkj: in STD LOGIC VECTOR(15 downto 0);
                                                     out STD LOGIC VECTOR(15 downto 0);
                            pij:
                                                          out STD LOGIC VECTOR(15 downto 0));
                            qij:
     end component;
     component flop is generic(width: integer);
           port(clk: in STD_LOGIC;
                          d: in STD_LOGIC_VECTOR(width-1 downto 0);
q: out STD_LOGIC_VECTOR(width-1 downto 0));
     end component;
     -- internal signals for calculating p, g
     signal pik_4, gik_4, pkj_4, gkj_4,
                          pij_4, gij_4: STD_LOGIC_VECTOR(15 downto 0);
      -- internal signals for pipeline registers
     signal pg4 in, pg5 out: STD LOGIC VECTOR(29 downto 0);
```

```
begin
  pg4 in <= (p4(14 downto 0)&g4(14 downto 0));
  flop4_pg: flop generic map(30) port map (clk, pg4_in, pg5_out);
  p5(14 downto 0) <= pg5 out(29 downto 15); g5(14 downto 0) <= pg5 out(14
downto 0);
  -- pg calculations
  pik 4 <= p4(30 downto 15);
  gik_4 \le g4(30 \text{ downto } 15);
  pkj_4 <= p4(14)&p4(14)&p4(14)&p4(14)&
           p4(14)&p4(14)&p4(14)&p4(14)&
           p4(14)&p4(14)&p4(14)&p4(14)&
           p4(14)&p4(14)&p4(14)&p4(14);
  gkj_4 <= g4(14)&g4(14)&g4(14)&g4(14)&
           g4(14)&g4(14)&g4(14)&g4(14)&
           g4(14)&g4(14)&g4(14)&g4(14)&
           g4(14)&g4(14)&g4(14)&g4(14);
  row5: blackbox
        port map(clk, pik_4, gik_4, pkj_4, gkj_4, pij_4, gij_4);
                 p5(30 downto 15) <= pij 4; g5(30 downto 15) <= gij 4;
end;
```




FIGURE 5.13 Incrementer built using half adders

Exercise 5.47




FIGURE 5.14 Up/Down counter




FIGURE 5.15 32-bit counter that increments by 4 on each clock edge

Exercise 5.49




FIGURE 5.16 32-bit counter that increments by 4 or loads a new value, D

Exercise 5.50

(a)

0000

1000

1100

1110

1111

0111

0011 0001

(repeat)

(b)

2N. 1's shift into the left-most bit for N cycles, then 0's shift into the left bit for N cycles. Then the process repeats.

David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, © 2007 by Elsevier Inc.

Exercise Solutions
Sarah L. Harris and David Money Harris
Digital Design and Computer Architecture: ARM Edition

204

SOLUTIONS

chapter 5

© 2015 Elsevier, Inc.

5.50 (c)




FIGURE 5.17 10-bit decimal counter using a 5-bit Johnson counter

(d) The counter uses less hardware and could be faster because it has a short critical path (a single inverter delay).

Exercise 5.51

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity scanflop4 is
 port(clk, test, sin: in STD LOGIC;
      d: in STD_LOGIC_VECTOR(3 downto 0);
      q: inout STD_LOGIC_VECTOR(3 downto 0);
                       out STD LOGIC);
end;
architecture synth of scanflop4 is
 process(clk, test) begin
   if rising_edge(clk) then
     if test then
       q <= d;
      else
       q \le q(2 \text{ downto } 0) \& \sin;
      end if;
   end if:
  end process;
  sout \leq q(3);
end;
```

Exercise 5.52

(a)

v a l u e a _{I : 0}	e n c o d i n g У 4:0
00	00001
01	01010
10	10100
11	11111

TABLE 5.2 Possible encodings

The first two pairs of bits in the bit encoding repeat the value. The last bit is the XNOR of the two input values.

5.52 (b) This circuit can be built using a 16×2 -bit memory array, with the contents given in Table 5.3.

address <i>a_{4:0}</i>	data d _{I:0}
00001	00
00000	00
00011	00
00101	00
01001	00
10001	00
01010	01
01011	01
01000	01
01110	01
00010	01
11010	01
10100	10
10101	10
10110	10
10000	10
11100	10
00100	10
11111	11
11110	11
11101	11
11011	11
10111	11

TABLE 5.3 Memory array values for Exercise 5.48

address a _{4:0}	d a t a d _{1 : 0}
01111	11
others	XX

TABLE 5.3 Memory array values for Exercise 5.48

5.48 (c) The implementation shown in part (b) allows the encoding to change easily. Each memory address corresponds to an encoding, so simply store different data values at each memory address to change the encoding.

Exercise 5.53

http://www.intel.com/design/flash/articles/what.htm

Flash memory is a nonvolatile memory because it retains its contents after power is turned off. Flash memory allows the user to electrically program and erase information. Flash memory uses memory cells similar to an EEPROM, but with a much thinner, precisely grown oxide between a floating gate and the substrate (see Figure 5.18).

Flash programming occurs when electrons are placed on the floating gate. This is done by forcing a large voltage (usually 10 to 12 volts) on the control gate. Electrons quantum-mechanically tunnel from the source through the thin oxide onto the control gate. Because the floating gate is completely insulated by oxide, the charges are trapped on the floating gate during normal operation. If electrons are stored on the floating gate, it blocks the effect of the control gate. The electrons on the floating gate can be removed by reversing the procedure, i.e., by placing a large negative voltage on the control gate.

The default state of a flash bitcell (when there are no electrons on the floating gate) is ON, because the channel will conduct when the wordline is HIGH. After the bitcell is programmed (i.e., when there are electrons on the floating gate), the state of the bitcell is OFF, because the floating gate blocks the effect of the control gate. Flash memory is a key element in thumb drives, cell phones, digital cameras, Blackberries, and other low-power devices that must retain their memory when turned off.




FIGURE 5.18 Flash EEPROM




FIGURE 5.19 4 x 4 x 3 PLA implementing Exercise 5.44

5.54 (b)




FIGURE 5.20 16 x 3 ROM implementation of Exercise 5.44


(c)

SystemVerilog

```
module ex5 44c(input logic u, b, s, g,
                 output logic m, j, v);
  assign m = s&g \mid u\&b\&s;
  assign j = \sim u\&b\&\sim s \mid s\&g;
  assign v = u\&b\&s \mid \sim u\&\sim s\&g;
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity ex5_44c is
  port(u, b, s, g: in STD_LOGIC;
                          out STD LOGIC);
         m, j, v:
end:
architecture synth of ex5 44c is
begin
 m \le (s \text{ and } g) \text{ or } (u \text{ and } b \text{ and } s);
  j <= ((not u) and b and (not s)) or (s and g);</pre>
 v \le (u \text{ and } b \text{ and } s) \text{ or } ((\text{not } u) \text{ and } (\text{not } s) \text{ and } g);
end;
```



Exercise 5.56




FIGURE 5.21 4 x 8 x 3 PLA for Exercise 5.52

(a) Number of inputs = $2 \times 16 + 1 = 33$ Number of outputs = 16 + 1 = 17

Thus, this would require a 2^{33} x 17-bit ROM.

(b) Number of inputs = 16 Number of outputs = 16

Thus, this would require a 2¹⁶ x 16-bit ROM.

(c) Number of inputs = 16 Number of outputs = 4 Thus, this would require a 2¹⁶ x 4-bit ROM.

All of these implementations are not good design choices. They could all be implemented in a smaller amount of hardware using discrete gates.

Exercise 5.58

- (a) Yes. Both circuits can compute any function of *K* inputs and *K* outputs.
- (b) No. The second circuit can only represent 2^K states. The first can represent more.
- (c) Yes. Both circuits compute any function of 1 input, N outputs, and 2^K states.
- (d) No. The second circuit forces the output to be the same as the state encoding, while the first one allows outputs to be independent of the state encoding.


Exercise 5.59

(a) 1 LE

((A)	(B)	(C)	(D)	(Y)	
da	ita 1	data 2	data 3	data 4	LUT output	
	0	0	0	0	1	
(0	0	0	1	1	A — data 1
(0	0	1	0	1	data 2
(0	0	1	1	1	C data 2 data 3
(0	1	0	0	1	D data 3
(0	1	0	1	1	data 4 LUT
(0	1	1	0	1	LE)
(0	1	1	1	1	
:	1	0	0	0	1	
	1	0	0	1	1	
	1	0	1	0	1	
	1	0	1	1	0	
	1	1	0	0	0	
	1	1	0	1	1	
	1	1	1	0	0	
:	1	1	1	1	1	


(b) 2 LEs


(B)	(C)	(D)	(E)	(X)	(A)	(X)			(Y)
data 1	data 2	data 3	data 4	LUT output	data 1	data 2	data 3	data 4	LUT output
0	0	0	0	1	0	0	Х	Χ	0
0	0	0	1	1	0	1	Χ	Χ	1
0	0	1	0	1	1	0	Χ	Χ	1
0	0	1	1	1	1	1	Χ	Χ	1
0	1	0	0	1					
0	1	0	1	0					
0	1	1	0	0					
0	1	1	1	0					
1	0	0	0	1					
1	0	0	1	0					
1	0	1	0	0					
1	0	1	1	0					
1	1	0	0	1					
1	1	0	1	0					
1	1	1	0	0					
1	1	1	1	0					




(c) 2 LEs


(A) data 1	(B) data 2	(C) data 3	(D) data 4	(Y) LUT output	(A) data 1	(B) data 2	(C) data 3	(D) data 4	(Z) LUT output
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	1	0
0	0	1	0	0	0	0	1	0	0
0	0	1	1	1	0	0	1	1	0
0	1	0	0	0	0	1	0	0	0
0	1	0	1	1	0	1	0	1	1
0	1	1	0	0	0	1	1	0	0
0	1	1	1	1	0	1	1	1	1
1	0	0	0	0	1	0	0	0	0
1	0	0	1	1	1	0	0	1	1
1	0	1	0	1	1	0	1	0	0
1	0	1	1	1	1	0	1	1	0
1	1	0	0	0	1	1	0	0	0
1	1	0	1	1	1	1	0	1	1
1	1	1	0	0	1	1	1	0	0
1	1	1	1	1	1	1	1	1	1






(A_3)	(A_2)	(A_1)	(A_0)	(<i>D</i>)	(A_3)	(A_2)	(A_1)	(A_0)	(<i>P</i>)
data 1	data 2	data 3	data 4	LUT output	data 1	data 2	data 3	data 4	LUT output
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1	0
0	0	1	0	0	0	0	1	0	1
0	0	1	1	1	0	0	1	1	1
0	1	0	0	0	0	1	0	0	0
0	1	0	1	0	0	1	0	1	1
0	1	1	0	1	0	1	1	0	0
0	1	1	1	0	0	1	1	1	1
1	0	0	0	0	1	0	0	0	0
1	0	0	1	1	1	0	0	1	0
1	0	1	0	0	1	0	1	0	0
1	0	1	1	0	1	0	1	1	1
1	1	0	0	1	1	1	0	0	0
1	1	0	1	0	1	1	0	1	1
1	1	1	0	0	1	1	1	0	0
1	1	1	1	1	1	1	1	1	0






(e) 2 LEs

(A ₃)	(A ₂)	(A ₁)	(A_0)	(Y ₀)	(A ₃)	(A ₂)	(A ₁)	(A_0)	(Y ₁)
data 1	aata 2	aata 3	aata 4	LUT output	<u>aata 1</u>	aata 2	data 3	aata 4	LUT output
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1	0	0
0	0	1	1	1	0	0	1	1	0
0	1	0	0	0	0	1	0	0	1
0	1	0	1	0	0	1	0	1	1
0	1	1	0	0	0	1	1	0	1
0	1	1	1	0	0	1	1	1	1
1	0	0	0	1	1	0	0	0	1
1	0	0	1	1	1	0	0	1	1
1	0	1	0	1	1	0	1	0	1
1	0	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	0	0	1
1	1	0	1	1	1	1	0	1	1
1	1	1	0	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1





Exercise 5.60

© 2015 Elsevier, Inc.

217

SOLUTIONS

(a) 8 LEs (see next page for figure)

© 2015 Elsevier, Inc.

LE 1 (A ₂) data 1 data 2 X 0 X 0 X 0 X 0 X 1 X 1 X 1 X 1	(A ₁) (A ₀) data 3 data 3 data 4 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1	4 LUT output 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	data 1 da	A ₂) (A ₄) ata 2 data 3 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1	(A ₀) data 4 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	(Y ₁) LUT output 0 1 0 0 0 0 0 0	LE 3 data 1 X X X X X X X X X X	(A ₂) data 2 0 0 0 0 1 1 1 1	(A ₁) data 3 0 0 1 1 0 0 1 1 1 0 1 1	(A ₀) data 4 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	(Y ₃) LUT output 0 0 1 0 0 0 0 0
LE 4 (A ₂) data 1 data 2 X 0 X 0 X 0 X 1 X 1 X 1	(A ₁) (A ₀) data 3 data 0 0 0 1 1 1 0 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1	4 LUT output 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X X X X X X X X X X X X X X X X X X X	A ₂) (A ₄) ata 2 data 3 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1	(A _o) data 4 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	(Y₄) LUT output 0 0 0 0 1 0 0 0	LE 6 data 1 X X X X X X X X X	(A ₂) data 2 0 0 0 0 1 1 1	(A ₁) data 3 0 0 1 1 0 0 1 1 1 0 1 1	(A _o) data 4 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	(Y ₅) LUT output 0 0 0 0 1 0 0
LE 7 data 1 data 2 X 0 X 0 X 0 X 0 X 1 X 1 X 1 X 1	(A ₁) (A ₀) data 3 data 0 0 1 1 0 1 1 0 0 0 1 1 1 0 1 1 1 0 1 1 1 1	(Y ₆) 4 LUT output 0 0 0 0 0 0 1 0 0	data 1 da X X X X X X X X X X	A ₂) (A ₁) ata 2 data 3 0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1	(A ₀) data 4 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1	(Y ₇) LUT output 0 0 0 0 0 0 0 0 1					
$A_1 \longrightarrow A_2 \longrightarrow C$	data 1 data 2 data 3 data 4 _{LUT}	Y ₀	A ₂ dat	ta 1 ta 2 ta 3 ta 4	Y ₁ LE 2	$A_1 - A_2$ A_0	data 1 data 2 data 3 data 4	UT	Y ₂		
Δ .	data 1 data 2 data 3 data 4 _{LUT}	Y ₃	A_2 dan dan dan dan	ta 1 ta 2 ta 3 ta 4	Y ₄ LE 5	$A_1 - A_2$ A_0	data 1 data 2 data 3 data 4	UT	Y ₅		
$A_1 \longrightarrow A_2 \longrightarrow C$	data 1 data 2 data 3 data 4 LUT	Y ₆ LE 7	$egin{pmatrix} 0 &$	ta 1 ta 2 ta 3 ta 4)—Y ₇						

(b) 8 LEs (see next page for figure)

	(A_2)	(A_1)	(A_0)	(Y_7)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	1


LE 4

	(A_2)	(A_1)	(A_0)	(Y₄)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	1
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0

LE 1

	(A ₂)	(A ₁)	(A ₀)	(' ₁)		
data 1	data 2	data 3	data 4	LUT output		
X	0	0	0	0		
X	0	0	1	1		
X	0	1	0	0		
X	0	1	1	0		
X	1	0	0	0		
X	1	0	1	0		
X	1	1	0	0		
X	1	1	1	0		

A₁ data 1 data 2 data 3 data 4 LUT LE 7



LE 6


	(A_2)	(A ₁)	(A_0)	(Y ₆)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	1
X	1	1	1	0


LE 3

	(A_2)	(A_1)	(A_0)	(Y ₃)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	1
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0

LE 0

	(A_2)	(A_1)	(A_0)	(Y ₀)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	1
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0






$$\begin{bmatrix} 0 & - & data \ 1 & data \ 2 & data \ 3 & data \ 4 \end{bmatrix} \underbrace{ \begin{matrix} Y_0 \\ LE \ 0 \end{matrix} }$$


LE 5

	(A_2)	(A_1)	(A_0)	(Y ₅)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	1
X	1	1	0	0
X	1	1	1	0

LE 2

data 1	(A ₂) data 2	(A ₁) data 3	(A ₀) data 4	(Y ₂) LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	1
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0






(c) 6 LEs (see next page for figure)

LE 1				LE 2					LE 3				
		data 4	(S ₀) LUT output		(B ₀) data 2	(A ₁) data 3	(B ₁) data 4	(S₁) LUT output	(A ₀) data 1	(B ₀) data 2		(B ₁) data 4	(C₁) LUT output
X Z	X 0 X 0	0	0 1	0	0	0	0 1	0 1	0	0	0	0 1	0 0
X Z	X 1 X 1	0	1 1	0	0	1 1	0 1	1	0	0	1 1	0	0 1
Δ 2	Λ Ι	1	1	0	1	0	0	1 0	0	1	0	1 0	0
				0	1 1	0 1	1 0	1 1	0	1 1	0 1	1 0	0 0
				0	1	1	1	1	0	1	1	1	1
				1 1	0	0	0 1	0 1	1 1	0	0 0	0 1	0 0
				1 1	0	1 1	0 1	1 1	1 1	0	1 1	0 1	0 1
				1	1	0	0	1	1	1	0	0	0
				1 1	1 1	0 1	1 0	1 1	1 1	1 1	0 1	1 0	1 1
				1	1	1	1	1	1	1	1	1	1
LE 4				LE 5					LE 6				
	(B_2) (B_2) at a 2 data 3	(C ₁) data 4	(S ₂) LUT output	data 1	(A ₂) data 2	(B ₂) data 3	(C ₁) data 4	LUT output	data 1	(A ₃) data 2	(B ₃) data 3	(C ₂) data 4	(S ₃) LUT output
	0 0	0	0	X	0	0	0 1	0	X	0	0	0 1	0 1
X	0 1	0	1	X	0	1	0	0	X	0	1	0	1
	0 1 1 0	1 0	0 1	X X	0 1	1 0	1 0	1 0	X X	0 1	1 0	1 0	0 1
	1 0 1 1	1 0	0	X X	1 1	0 1	1 0	1 1	X X	1 1	0 1	1 0	0
	1 1	1	1	X	1	1	1	1	X	1	1	1	1
	_	1						\					
0 -	data 1 data 2				lata 1 lata 2								
A ₀	data 2	$-s_{0}$	$A_1 - \begin{bmatrix} A_1 - \begin{bmatrix} A_1 \end{bmatrix} \end{bmatrix}$		lata 2		S ₁						
$\triangleright B_0$ —	data 4			$B_1 - c$	lata 4 _{LL}								
		LE	1)				LE 2)					
		1											
$A_1 \longrightarrow B_0$ B_0	data 1 data 2			$A_2 = a$	lata 1 lata 2								
1	data 2		B_2		lata 2	H	$_{-}$ S $_{_{2}}$						
\triangleright_{B_1} —	data 4			a	lata 4	л							
		LE :	3				LE 4	1					
				0 - 0	lata 1			A_0 -	data 1				
			B ₂ —	c	lata 2 lata 3	H		B_3	data 2 data 3	H	S_3		
			i	c	lata 4	л			data 4	LUT			
							LE 5				LE 6)	


(d) 2 LEs

	(A)	(S_0)	(S ₁)	(S ₀ ')		
data 1	data 2	data 3	data 4	LUT output		
X	0	0	0	0		
X	0	0	1	0		
X	0	1	0	0		
X	0	1	1	0		
X	1	0	0	1		
X	1	0	1	0		
X	1	1	0	0		
Χ	1	1	1	0		



		(B)	(S_0)	(S ₁ ')
data 1	data 2	data 3	data 4	LUT output
X	Χ	0	0	0
X	X	0	1	0
X	X	1	0	0
Χ	Χ	1	1	1

(e) 3 LEs



(a) 5 LEs (2 for next state logic and state registers, 3 for output logic) (b) $t_{pd} = t_{pd_LE} + t_{wire}$ = (381+246) ps = 627 ps $T_c \ge t_{pcq} + t_{pd} + t_{setup}$ $\ge [199 + 627 + 76] \text{ ps}$ = 902 ps f = 1 / 902 ps = 1.1 GHz

First, we check that there is no hold time violation with this amount of clock skew.

$$t_{cd_LE} = t_{pd_LE} = 381 \text{ ps}$$

 $t_{cd} = t_{cd_LE} + t_{wire} = 627 \text{ ps}$
 $t_{\text{skew}} < (t_{ccq} + t_{cd}) - t_{\text{hold}}$
 $< [(199 + 627) - 0] \text{ ps}$
 $< 826 \text{ ps}$

3 ns is less than 826 ps, so there is no hold time violation.

Now we find the fastest frequency at which it can run.

$$T_c \ge t_{pcq} + t_{pd} + t_{\text{setup}} + t_{\text{skew}}$$

 $\ge [0.902 + 3] \text{ ns}$
 $= 3.902 \text{ ns}$
 $f = 1 / 3.902 \text{ ns} = 256 \text{ MHz}$

Exercise 5.62

- (a) 2 LEs (1 for next state logic and state register, 1 for output logic)
- (b) Same as answer for Exercise 5.57(b)
- (c) Same as answer for Exercise 5.57(c)

Exercise 5.63

First, we find the cycle time:
$$T_c = 1/f = 1/100 \text{ MHz} = 10 \text{ ns}$$
 $T_c \ge t_{pcq} + Nt_{\text{LE+wire}} + t_{\text{setup}}$ $10 \text{ ns} \ge [0.199 + N(0.627) + 0.076] \text{ ns}$

Thus, $N \leq 15.5$

The maximum number of LEs on the critical path is 15.

With at most one LE on the critical path and no clock skew, the fastest the FSM will run is:

$$T_c \ge [0.199 + 0.627 + 0.076] \text{ ns}$$

 $\ge 0.902 \text{ ns}$
 $f = 1 / 0.902 \text{ ns} = 1.1 \text{ GHz}$

Question 5.1

$$(2^{N}-1)(2^{N}-1) = 2^{2N} - 2^{N+1} + 1$$

Question 5.2

A processor might use BCD representation so that decimal numbers, such as 1.7, can be represented exactly.

Question 5.3




FIGURE 5.22 BCD adder: (a) 4-bit block, (b) underlying hardware, (c) 8-bit BCD adder

(continued from previous page)

SystemVerilog

```
output logic [7:0] s,
            output logic
                          cout);
 logic c0;
 bcdadd 4 bcd0(a[3:0], b[3:0], cin, s[3:0], c0);
 bcdadd_4 bcd1(a[7:4], b[7:4], c0, s[7:4], cout);
endmodule
output logic [3:0] s,
            output logic
                          cout);
 logic [4:0] result, sub10;
 assign result = a + b + cin;
 assign sub10 = result - 10;
 assign cout = ~sub10[4];
 assign s = sub10[4] ? result[3:0] : sub10[3:0];
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity bcdadd 8 is
port(a, b: in STD LOGIC VECTOR(7 downto 0);
      cin: in STD LOGIC;
      s: out STD LOGIC VECTOR(7 downto 0);
      cout: out STD LOGIC);
end;
architecture synth of bcdadd 8 is
 component bcdadd 4
 port(a, b: in STD_LOGIC_VECTOR(3 downto 0);
     cin: in STD_LOGIC;
      s: out STD_LOGIC_VECTOR(3 downto 0);
      cout: out STD LOGIC);
 end component;
 signal c0: STD LOGIC;
begin
 bcd0: bcdadd 4
  port map(a(3 downto 0), b(3 downto 0), cin, s(3
downto 0), c0);
 bcd1: bcdadd 4
   port map(\overline{a}(7 downto 4), b(7 downto 4), c0, s(7
downto 4), cout);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.STD LOGIC UNSIGNED.all;
use IEEE.STD LOGIC ARITH.all;
entity bcdadd 4 is
  port(a, b: in STD LOGIC VECTOR(3 downto 0);
      cin: in STD LOGIC;
      s: out STD LOGIC VECTOR(3 downto 0);
      cout: out STD LOGIC);
end;
architecture synth of bcdadd 4 is
signal result, sub10, a5, b5: STD LOGIC VECTOR(4
downto 0);
begin
 a5 <= '0' & a;
 b5 <= '0' & b;
 result <= a5 + b5 + cin;
  sub10 <= result - "01010";
 cout <= not (sub10(4));
  s \le result(3 downto 0) when sub10(4) = '1'
      else sub10(3 downto 0);
end;
```

CHAPTER 6

Exercise 6.1

- (1) Regularity supports simplicity
 - Each instruction has a 2-bit opcode.
 - Each instruction has a 4-bit condition code.
 - ARM has 3 instruction formats for the most common instructions (Data-processing format, Memory format, and Branch format).
 - The Data-processing and Memory instruction formats have a similar number and order of operands.
 - Each instruction is the same size, making decoding hardware simple.

(2) Make the common case fast

- Registers make the access to most recently accessed variables fast.
- The RISC (reduced instruction set computer) architecture, makes the common/simple instructions fast because the computer must handle only a small number of simple instructions.
- Most instructions require all 32 bits of an instruction, so all instructions are 32 bits
 (even though some would have an advantage of a larger instruction size and others a
 smaller instruction size). The instruction size is chosen to make the common
 instructions fast.

(3) Smaller is faster

- The register file has only 16 registers.
- The ISA (instruction set architecture) includes only a small number of commonly used instructions. This keeps the hardware small and, thus, fast.
- The instruction size is kept small to make instruction fetch fast.

(4) Good design demands good compromises

- ARM uses three instruction formats (instead of just one).
- Ideally all accesses would be as fast as a register access, but ARM architecture also supports main memory accesses to allow for a compromise between fast access time and a large amount of memory.
- Because ARM is a RISC architecture, it includes only a set of simple instructions, but it provides pseudocode to the user and compiler for commonly used operations, like NOP.
- ARM provides three formats to encode immediate values (and four if you count the 5-bit immediate encoding for a shift, shamt5):
 - $\{rot_{3:0}, imm8_{7:0}\}$ for data-processing instructions
 - imm12_{11:0} for memory instructions

■ imm24_{23:0} for branch instructions

Exercise 6.2

Yes, it is possible to design a computer architecture without a register set. For example, an architecture could use memory as a very large register set. Each instruction would require a memory access. For example, an add instruction might look like this:

ADD
$$0x10$$
, $0x20$, $0x24$

This would add the values stored at memory addresses 0x20 and 0x24 and place the result in memory address 0x10. Other instructions would follow the same pattern, accessing memory instead of registers. Some advantages of the architecture are that it would require fewer instructions. Load and store operations are now unnecessary. This would make the decoding hardware simpler and faster. Some disadvantages of this architecture over the MIPS architecture is that each operation would require a memory access. Thus, either the processor would need to be slow or the memory small. Also, because the instructions must encode memory addresses instead of register numbers, the instruction size would be large in order to access all memory addresses. Or, alternatively, each instruction can only access a smaller number of memory addresses. For example, the architecture might require that one of the source operands is also a destination operand, reducing the number of memory addresses that must be encoded.

Exercise 6.3

- (a) $42 \times 4 = 42 \times 22 = 1010102 << 2 = 101010002 = 0xA8$
- **(b)** 0xA8 through 0xAB

(c)



Exercise 6.4

- (a) $15 \times 4 = 42 \times 22 = 11112 << 2 = 1111002 = 0x3C$
- **(b)** 0x3C through 0x3F
- (c)




In big-endian format, the bytes are numbered from 100 to 103 from left to right. In little-endian format, the bytes are numbered from 100 to 103 from right to left. Thus, the load byte instruction (LDRB) returns a different value depending on the endianness of the machine. At the end of the program R2 contains 0xBC on a big-endian machine and 0xD8 on a little-endian machine.


Exercise 6.6

- (a) 0x53 4F 53 00
- **(b)** 0x43 6F 6F 6C 21 00
- (c) 0x41 6C 79 73 73 61 00 (depends on the person's name)

Exercise 6.7

- (a) 0x68 6F 77 64 79 00
- **(b)** 0x6C 69 6F 6E 73 00
- (c) 0x54 6F 20 74 68 65 20 72 65 73 63 75 65 21 00





```
0xE1A09386
0xE78B4008
0xE1A06357
```

```
0xE0808001
0xE593B004
0xE2475058
0xE1A03702
```

Exercise 6.12

- (a) MOV R10, #63488
- (b) rot = 11, imm8 = 0x3E (binary: 00111110), 32-bit immediate = 0x0000F800

Exercise 6.13

```
(a) SUB R5, R7, #0x58
```

(b) rot = 0, imm8 = 0x58

Exercise 6.14

```
ARM Assembly
```

```
MOV R2, #0
     MOV R3, R1
L1
     CMP R1, R0
     BHI DONE
     ADD R2, R2, #1
     ADD R1, R1, R3
     В
         L1
DONE
     MOV RO, R2
```

C Code

```
// R0 = A (dividend) and quotient, R1 = B (divisor)
// R2 = i, R3 = temp
int i = 0;
int quotient;
int temp = divisor;
while (dividend >= temp) {
  i = i + 1;
 temp = temp + divisor;
```

```
quotient = i;
```

In words

This code performs integer division: quotient = A/B.

Exercise 6.15

ARM Assembly

```
; R0 = decimal number, R1 = base address of array,
; R2 = val, R3 = tmp
    MOV R2, #31
L1
    LSR R3, R0, R2
    AND R3, R3, #1
     STRB R3, [R1], #1
     SUBS R2, R2, #1
    BPL L1
L2
    MOV PC, LR
```

C Code

```
void convert2bin(int num, char binarray[]){
  int i;
  char tmp, val = 31;
  for (i=0; i<32; i++) {
    tmp = (num >> val) & 1;
    binarray[i] = tmp;
    val--;
  }
}
```

In words

This program converts an unsigned integer (R0) from decimal to binary and stores it in an array pointed to by R1.

Exercise 6.16

```
ORR R0, R1, R2
MVN R0, R0
```

```
AND R0, R1, R2
MVN R0, R0
```

```
(a)
(i)
    CMP R0, R1
                      ; q >= h?
    BLT ELSE
    ADD R0, R0, R1
                    ; q = q + h
        DONE
    В
ELSE SUB RO, RO, R1 ; g = g - h
DONE
(ii)
    CMP RO, R1
                     ; g < h?
    BGE ELSE
    ADD R1, R1, \#1 ; h = h + 1
    В
        DONE
ELSE LSL R1, R1, \#1; h = h * 2
DONE
(b)
(i)
    CMP
          R0, R1
                       ; g >= h?
    ADDGE RO, RO, R1
                      ; g = g + h
    SUBLT R0, R0, R1 ; g = g - h
(ii)
    CMP
          R0, R1
                    ; q < h?
    ADDLT R1, R1, #1
                      ; h = h + 1
    LSLGE R1, R1, \#1; h = h * 2
```

(c) When conditional execution is available for all instructions, it takes 3 instructions, compared to 5 instructions when conditional execution is allowed only for branch instructions. So, in this case, allowing conditional execution for all instructions results in a 40% decrease in the number of instructions.

Thus, the advantages of conditional execution are (1) 40% less memory required for instruction storage, and (2) potentially decreased execution time. The execution time of the code in part (a)

is 3-4 instructions, whereas it is 3 instructions in part (b). As will be seen in Chapter 7, the number of instructions fetched in part (a) can be even higher when using a pipelined processor.

A disadvantage of (b) over (a) is that all instructions require a condition code, which uses four bits of encoding that could be used for something else. However, as shown, this cost in bits used for encoding the condition is usually well worth it.

Exercise 6.19

```
(a)
(i)
     CMP R0, R1
                         ; q > h?
     BLE ELSE
     ADD R0, R0, #1
                         ; g = g + 1
         DONE
ELSE SUB RO, R1, #1
                       ; q = h - 1
DONE
(ii)
     CMP R0, R1
                          ; g \le h?
     BGT ELSE
     MOV R0, #0
                          ; q = 0
     В
         DONE
ELSE MOV R1, #0
                         ; h = 0
DONE
(b)
(i)
     CMP
           R0, R1
                         ; q > h?
     ADDGT R0, R0, #1
                         ; g = g + 1
     SUBLE R1, R1, \#1; h = h - 1
(ii)
     CMP
           R0, R1
                          ; g \le h?
     MOVLE RO, #1
                          ; q = 0
     MOVGT R1, #0
                          ; h = 0
```

When conditional execution is available for all instructions, it takes 3 instructions, compared to 5 instructions when conditional execution is allowed only for branch instructions. So, in this case, allowing conditional execution for all instructions results in a 40% decrease in the number of instructions.

Thus, the advantages of conditional execution are (1) 40% less memory required for instruction storage, and (2) potentially decreased execution time. The execution time of the code in part (a) is 3-4 instructions, whereas it is 3 instructions in part (b). As will be seen in Chapter 7, the number of instructions fetched in part (a) can be even higher when using a pipelined processor.

A disadvantage of (b) over (a) is that all instructions require a condition code, which uses four bits of encoding that could be used for something else. However, as shown, this cost in bits used for encoding the condition is usually well worth it.

Exercise 6.20

```
(a)
    ADD R3, R1, \#0x190; R3 = end of array1
FOR
    CMP R1, R3
                       ; reached end of array1?
    BGE DONE
    LDR R0, [R1]
                       ; R0 = array1[i]
    STR RO, [R2]
                       ; array2[i] = array1[i]
                      ; R1 points to next array1 entry
    ADD R1, R1, #4
    ADD R2, R2, #4
                      ; R2 points to next array2 entry
        FOR
    В
DONE
(b)
    ADD R3, R1, \#0x190; R3 = end of array1
                       ; reached end of array1?
    CMP R1, R3
FOR
    BGE DONE
    LDR R0, [R1], \#4; R0 = array1[i] and R1 update
     STR R0, [R2], #4; array2[i] = array1[i] and R2 update
        FOR
    В
DONE
```

(c) part (a) has 8 instructions and part (b) has 6 instructions. The loop code particularly decreases from 7 instructions to 5 instructions. This is a 25% decrease in the number of instructions and a 29% decrease in loop instructions. The advantages are: (1) 25% lower memory requirements for code storage and (2) decreased execution time (approximately 29% decrease because most of the execution time is spent in the loop). The disadvantage is the number of bits required for encoding the indexing mode.

```
ADD R2, R3, \#0x190; R2 = end of array
    CMP R3, R2
                         ; reached end of array?
FOR
     BGE DONE
     LDR R1, [R3]
                       ; R1 = array[i]
     LSL R1, R1, #5
                        ; R1 = array[i] * 32
     STR R1, [R3]
                        ; array[i] = array[i] * 32
                      ; R3 points to next array entry
     ADD R3, R3, #4
         FOR
     В
DONE
(b)
     ADD R2, R3, \#0x190; R2 = end of array
    CMP R3, R2
                    ; reached end of array?
FOR
    BGE DONE
     LDR R1, [R3]
                  ; R1 = array[i]
    LSL R1, R1, #7 ; R1 = array[i] * 128
STR R1, [R3], #4 ; array[i] = array[i]
                        ; array[i] = array[i] * 128
                         ; R3 points to next array entry
         FOR
     В
DONE
```

(c) part (a) has 8 instructions and part (b) has 7 instructions. The loop code particularly decreases from 7 instructions to 6 instructions. This is a 12.5% decrease in the number of instructions and a 14% decrease in loop instructions. The advantages are: (1) 12.5% lower memory requirements for code storage, and (2) decreased execution time (approximately 14% decrease because most of the execution time is spent in the loop). The disadvantage is the number of bits required for encoding the indexing mode.

Exercise 6.22

(ii)

```
(a) Yes.

(b)

(i)

MOV R1, #0 ; i = 0

FOR CMP R1, #200 ; reached end of array?

BGE DONE

STR R1, [R0, R1, LSL #2] ; array[i] = i

ADD R1, R1, #1 ; i = i + 1

B FOR
```

```
MOV R1, #199 ; i = 199

FOR STR R1, [R0, R1, LSL #2] ; array[i] = i

SUBS R1, R1, #1 ; i = i - 1 and set flags

BPL FOR
```

(c) The second code snippet (ii), the decremented loop, uses fewer instructions and is faster. Each loop iteration in code snippet (ii) requires 3 instead of the 5 instructions required for code snippet (i). Code snippet ii combines checking the loop condition with updating the loop variable, i.

Exercise 6.23

```
(a) Yes.
(b)
(i)
    MOV R1, #0
                                  ; i = 0
FOR CMP R1, #10
                                  ; reached end of array?
    BGE DONE
    LDR R2, [R0, R1, LSL \#2]; R2 = nums[i]
    LSR R2, R2, #1
                                  ; R2 = nums[i]/2
    STR R2, [R0, R1, LSL #2]
                                  ; nums[i] = nums[i]/2
    ADD R1, R1, #1
                                  ; i = i + 1
        FOR
    В
DONE
(ii)
    MOV R1, #9
                                  ; i = 9
FOR
    LDR R2, [R0, R1, LSL #2]
                                  ; R2 = nums[i]
                                  ; R2 = nums[i]/2
    LSR R2, R2, #1
    STR R2, [R0, R1, LSL #2] ; nums[i] = nums[i]/2
     SUBS R1, R1, #1
                                  ; i = i - 1 and set flags
    BPL
         FOR
```


(c) The second code snippet (ii), the decremented loop, uses fewer instructions and is faster. Each loop iteration in code snippet (ii) requires 5 instead of the 7 instructions required for code snippet (i). Code snippet ii combines checking the loop condition with updating the loop variable, i.

```
int find42(int array[], int size) {
  int i; // index into array
```

```
for (i = 0; i < size; i = i+1)
    if (array[i] == 42)
      return i;
 return -1;
}
```

```
(a)
; ARM assembly code
; base address of array dst = R0
; base address of array src = R1
; i = R4
STRCPY
      PUSH {R4}
                            ; save R4 on stack
     MOV R4, #0
                             ; i = 0
LOOP
                           ; R2 = src[i]
     LDRB R2, [R1, R4]
STRB R2, [R0, R4]
                             ; dst[i] = src[i]
      CMP R2, #0
                             ; array[i] == 0? (end of string?)
      ADD R4, R4, #1
                            ; i++
     BNE LOOP
                             ; if not, repeat
DONE
                             ; restore R4
     POP {R4}
     MOV PC, LR
                              ; return
```

(b) The stack (i) before, (ii) during, and (iii) after the strcpy procedure.



```
; ARM assembly
; R0 = base address of array
; R1 = number of elements in array
R2 = i
     MOV R2, #0
                                  ; i = 0
LOOP
     CMP R2, R1
                                  ; i < size?
     BGE DONE
```

```
LDR R3, [R0, R2, LSL #2] ; R3 = array[i]
CMP R3, #42 ; array[i] == 42?
ADDNE R2, R2, #1 ; if not equal, increment i
BNE LOOP ; and repeat loop
MOV R0, R2 ; if EQ return i
DONE
            MOV RU, #0 ; return -1 SUB RO, RO, #1 MOV PC, LR ; return
```

(a)

func1: 8 words (for R4-R10 and LR) func2: 3 words (for R4-R5 and LR)

func3: 4 words (for R7-R9 and LR)

func4: 1 word (for R11)

(b)

```
(a)
fib(0) = 0
fib(-1) = 1
(b)
int fib(int n) {
  int result = 0; // fib(0)
  int prevresult = 1; // fib(-1)
  // Calculate Fibonacci numbers from 0 - n
  while (n != 0) {
    result = result + prevresult; // \text{ fib(n)} = \text{fib(n-1)} + \text{fib(n-2)}
    prevresult = result - prevresult; // fib(n-1) = fib(n) - fib(n-2)
    n = n - 1;
  return result;
}
```

```
(c)
; fib.s
; The fib() function computes the nth Fibonacci number.
; n is passed to fib() in RO, and fib() returns the result in RO.
MAIN
     MOV R0, \#9 ; n = 9
                    ; call Fibonacci function
     BL
          FIB
; R1 = result; R2 = prevresult
FIB
                   ; R1 = result = fib(0)
     MOV R1, #1
     MOV R2, #0
                    ; R2 = prevresult = fib(-1)
     CMP R0, #0
                    ; n == 0?
     BEQ DONE
LOOP
     ADD R1, R1, R2 ; result = result + prevresult
     SUB R2, R1, R2 ; prevresult = result - prevresult
     SUBS R0, R0, \#1; n = n - 1
     BPL LOOP
DONE
     MOV RO, R2
                    ; return result
     MOV PC, LR
```

- (a) 120
- (b) (2)
- (3) returned value is R1⁴ (c) (i)
 - (3) returned value is R1⁴ (ii)
 - (iii) (4)

- (a) 19. Yes, it correctly computes 2a + 3b.
- (b) (2)
- (c) (i) (3) R0 = 17
 - (ii) (4)
 - (iii) (4) But the calling function may have a problem because R4 doesn't hold the value it had when it was called. Instead it holds the value 5.
 - (iv)(1)
 - (v)(2)
 - (vi) (3) R0 = 17
 - (vii) (1)

- (a) 0xa0000001
- (b) 0xaa00000e
- (c) 0x8afff841
- (d) 0xeb00391d
- (e) 0xeaffe3fc

Exercise 6.32

(a)

Machine Code	Address/ARM Assembly	
E1A04001	0x000A0028 FUNC1	MOV R4, R1
E0835125	0x000A002C	ADD R5, R3, R5, LSR #2
E0404473	0x000A0030	SUB R4, R0, R3, ROR R4
EBFFFFFF	0x000A0034	BL FUNC2
E5902004	0x000A0038 FUNC2	LDR R2, [R0, #4]
E7012002	0x000A003C	STR R2, [R1, -R2]
E3530000	0x000A0040	CMP R3, #0
1A000000	0x000A0044	BNE ELSE
E1A0F00E	0x000A0048	MOV PC, LR
E2433001	0x000A004C ELSE	SUB R3, R3, #1
EAFFFFF8	0x000A0050	B FUNC2

(b)

Addressing Mode	Address/ARM Assembly	
Register (Register only)	0x000A0028 FUNC1	MOV R4, R1
Register (Immediate-shifted reg)	0x000A002C	ADD R5, R3, R5, LSR #2
Register (Register-shifted reg)	0x000A0030	SUB R4, R0, R3, ROR R4
PC-Relative	0x000A0034	BL FUNC2
Base (Immediate offset)	0x000A0038 FUNC2	LDR R2, [R0, #4]
Base (Register offset)	0x000A003C	STR R2, [R1, -R2]
Immediate	0x000A0040	CMP R3, #0
PC-Relative	0x000A0044	BNE ELSE
Register (Register only)	0x000A0048	MOV PC, LR
Immediate	0x000A004C ELSE	SUB R3, R3, #1
PC-Relative	0x000A0050	B FUNC2

```
(a)
; R4 = i, R5 = num
SETARRAY
        PUSH \{R4, R5, LR\} ; save R4, R5, and LR on the stack SUB SP, SP, \#40 ; allocate space on stack for array
```

```
MOV R4, #0
MOV R5, R0

ELOOP MOV R1, R4
BL COMPARE
STR R0, [SP, R4, LSL #2]; array[i] = return value
ADD R4, R4, #1; increment i
MOV R0, R5; arg0 = num
CMP R4, #10; i < 10?
BLT LOOP

ADD SP, SP, #40
BLT LOOP


ADD SP, SP, #40; restore registers
MOV PC, LR; return to point of call

COMPARE

PUSH {LR}
BL SUBFUNC
CMP R0, #0; if yes, R0 = 1
MOVLT R0, #0
POP {LR}; return to point of call

SUBFUNC
SUB R0, R0, R1
MOV PC, LR; return a-b
MOV PC, LR; return to point of call
```

SOLUTIONS chapter 6



(c) The code would enter an infinite loop and eventually crash. When the compare function returns (MOV PC, LR), instead of returning to its point of call in the setArray function, the compare function would continue executing at the instruction just after the call to sub (BL SUBFUNC). Because of the POP {LR} instruction, the program would eventually crash when it went beyond the stack space available (i.e., the stack pointer was decremented past the allocated dynamic data segment).

Exercise 6.34


(a)

;R4 = b

; Address ARM Assembly

```
0x8100
           F
                 PUSH {R4, LR}
                                        ; store R4 and LR on stack
                      R4, R1, #2
0x8104
                                         b = k + 2
                 ADD
0x8108
                 CMP
                      R0, #0
                                        n == 0?
0x810c
                      ELSE
                 BNE
                      R4, #10
0x8110
                 MOV
                                        ; if yes, b = 10
                                        ; branch to end of function
0x8114
                 В
                      DONE
                      {R0, R1}
0x8118
           ELSE PUSH
                                          store n and k on stack
0x811c
                      RO, RO, #1
                 SUB
                                        ; set up args: n = n-1
0x8120
                      R1, R1, #1
                                        ; \quad k = k+1
                 ADD
                      F
0x8124
                 BL
                                        ; recursively call F
                                        ; move return value to R2
0x8128
                 MOV
                      R2, R0
                      {R0, R1}
0x812c
                 POP
                                        ; restore values of n and k
                      R3, R0, R0
0x8130
                 MUL
                                          R3 = n*n
                      R2, R2, R3
0x8134
                                        R2 = (n*n) + f(n-1, k+1)
                 ADD
                      R4, R2, R4
0x8138
                 ADD
                                        ; b = b+(n*n)+f(n-1,k+1)
                      R0, R4, R1
0x813c
           DONE MUL
                                          R0 = b*k
0x8140
                 POP
                      {R4, LR}
                                         restore R4 and LR
                      PC, LR
0x8144
                 VOM
                                          return to point of call
```

(b) The stack (i) after the last recursive call, and (ii) after return. The final value of R0 is 1400.



Exercise 6.35

The largest address offset (imm24) a branch instruction (B or BL) can encode is 2^{24} -1 = 16,777,215. Since the offset adds to the address 2 instructions ahead of the current instruction (i.e., at PC + 8), a branch can branch forward at most (2^{24} -1) + 2 = 16,777,217 instructions. Because instructions are relative to PC + 4, it can branch forward between 0 and **16,777,217** instructions relative to the current instruction. So, if the current instruction address is **0x0**. The

farthest it can branch forward is to instruction address 16,777,217 * 4 = 67,108,868 =**0x4000004**.

Exercise 6.36

- (a) Because branches in the ARM architecture are relative to PC + 8, the limitation on branch range is independent of the current instruction address. The range of a forward branch is $(2^{24}-1) + 2 = 16,777,217$ instructions. So a forward branch can branch from **0 to 16,777,217** instructions relative to the branch instruction. So, if the current instruction address is **0x0**. The farthest it can branch forward is to instruction address 16,777,217 * 4 = 67,108,868 =**0x4000004**.
- (b) Same as (a).
- (c) Again, the limitation on branch range is independent of the current instruction address. The range of a backward branch is $(2^{24}) 2 = 16,777,214$ instructions. So a backward branch can branch from **0 to 16,777,214 instructions** relative to the branch instruction. For example, a branch at address 0x3ffffff8 (16,777,214*4) could branch back to instruction address 0x0. (d) Same as (c).

Exercise 6.37

It is advantageous to have a large address field in the machine format for branch instructions to increase the range of instruction addresses to which the instruction can branch.

Exercise 6.38

To branch to an instruction 2^{20} instructions from the branch instruction, the target address will be at: $0x8000 + (2^{20}*4) = 0x8000 + (2^{22}) = 0x8000 + 0x400000 = 0x408000$. (imm24 must have the value $2^{20} - 8 = 0x00$ FFF8.)

```
;Address ;ARM Assembly 0x00008000 B DEST ...
```

```
((array[i] >> 24) & 0xFF));
  }
}
; ARM Assembly Code
; R0 = base address of array, R12 = i
little2BIG
        MOV R12, #0
                                                     ; i = 0
LOOP
        CMP R12, #10
                                                      ; i < 10?
         BGE DONE
        LDR R2, [R0, R12, LSL #2]; R2 = array[i]
        LDR R2, [R0, R12, LSL #2] , R2 - allay[1]

LSL R3, R2, #24 ; R3 = array[i] << 24

AND R4, R2, #0xFF00 ; R4 = (array[i] & 0xFF00)

ORR R3, R3, R4, LSL #8 ; R3 = top two bytes

AND R4, R2, #0xFF0000 ; R4 = (array[i] & 0xFF0000)

ORR R3, R3, R4, LSR #8 ; R3 = top three bytes

ORR R3, R3, R2, LSR #24 ; R3 = all four bytes
         STR R3, [R0, R12, LSL \#2]; array[i] = R3
        ADD R12, R12, #1 ; increment i
                LOOP
DONE
        MOV PC, LR
```

```
(a)
void concat(char[] string1, char[] string2, char[] stringconcat) {
 int i, j;
  i = 0;
  j = 0;
  while (string1[i] != 0) {
    stringconcat[i] = string1[i];
    i = i + 1;
  while (string2[j] != 0) {
    stringconcat[i] = string2[j];
   i = i + 1;
   j = j + 1;
  }
 stringconcat[i] = 0; // append null at end of string
}
```

(b)

CONCAT

```
Exercise 6.41
; R4, R5 = mantissas of a, b, R6, R7 = exponents of a, b
FLPADD
            PUSH {R4, R5, R6, R7, R8} ; save registers that will be used
           PUSH {R4, R5, R6, R7, R8} ; save registers that will be to LDR R2, =0x007fffff ; load mantissa mask LDR R3, =0x7f800000 ; load exponent mask AND R4, R0, R2 ; extract mantissa from R0 (a) AND R5, R1, R2 ; extract mantissa from R1 (b) ORR R4, R4, #0x800000 ; insert implicit leading 1 ORR R5, R5, #0x800000 ; insert implicit leading 1 AND R6, R0, R3 ; extract exponent from R0 (a) LSR R6, R6, #23 ; shift exponent right AND R7, R1, R3 ; extract exponent from R1 (b) LSR R7, R7, #23 ; shift exponent right
MATCH
           CMP R6, R7 ; compare exponents
BEQ ADDMANTISSA ; if equal, skip to adding mantissas
BHI SHIFTB ; if a's exponent is bigger, shift b
SHIFTA
            SUB R8, R7, R6 ; R8 = b's exponent - a's exponent
ASR R4, R4, R8 ; right-shift a's mantissa
ADD R6, R6, R8 ; update a's exponent
B ADDMANTISSA ; now add the mantissas
SHIFTB
           SUB R8, R6, R7 ; R8 = a's exponent - b's exponent ASR R5, R5, R8 ; right-shift b's mantissa
ADDMANTISSA
         ADD R4, R4, R5 ; R4 = sum of mantissas
```

```
NORMALIZE
       ANDS R5, R4, \#0x1000000; extract overflow bit
                                            ; branch to DONE if bit 24 == 0
       BEQ DONE
LSR R4, R4, #1
ADD R6, R6, #1
       BEQ DONE
                                          ; right-shift mantissa by 1 bit
                                           ; increment exponent
      THE R4, R4, R2; mask fraction

LSL R6, R6, #23; shift exponent into place

ORR R0, R4, R6; combine mantices

POP (R4, R5, R5); combine mantices
DONE
       ORR R0, R4, R6 ; combine mantissa and exponent POP {R4, R5, R6, R7, R8} ; restore registers
       MOV PC, LR
                                            ; return to caller
```

```
(a)
; ARM Assembly Code
0x08400 MAIN PUSH {LR}
0x08404
                LDR R2, =L1
0x0840c
0x08410
0x08414
                  LDR R0, [R2]
                  LDR R1, [R2, #4]
                   BL DIFF
0x08418
                   POP {LR}
0x0841c MOV PC, LR
0x08420 DIFF SUB R0, R0, R1
0x08424 MOV PC, LR
             . . .
0x9024 L1
```

(b)

Symbol Table

Address	Label
0x8400	MAIN
0x8420	DIFF
0x9024	L1

```
(c)
; machine code
                  ;address
                               ARM assembly
                  ;0x08400 MAIN PUSH {LR} ; STR R14, [R13, #-4]!
e52de004
                  ;0x08404
                                 LDR R2, =L1
e59f2c18
                  ;0x08408
;0x0840c
                                  LDR R0, [R2]
e5920000
e5921004
                                  LDR R1, [R2, #4]
eb000001
                  ;0x08410
                                  BL DIFF
e49de004
                  ;0x08414
                                  POP {LR}; LDR R14, [R13], #4
                  ;0x08418
ela0f00e
                                  MOV PC, LR
                  ;0x0841c DIFF SUB R0, R0, R1
e0400001
ela0f00e
                  ;0x08420
                                  MOV PC, LR
          . . .
                   ;0x09024 L1 ; holds address of the data
```

Text Segment: 10*4 = 40 bytes

Data segment: 4 bytes

Exercise 6.43

(a)			
; ARM ass	sembly code		
0x8534	MAIN	PUSH {R4,LR}	
0x8538		MOV R4, #15	
0x853c		LDR R3, $=$ L2	
0x8540		STR R4, [R3]	
0x8544		MOV R1, #27	
0x8548		STR R1, [R3,	#4]
0x854c		LDR R0, [R3]	
0x8550		BL GREATER	
0x8554		POP {R4,LR}	
0x8558		MOV PC, LR	
0x855c	GREATER	CMP R0, R1	
0x8560		MOV R0, #0	
0x8564		MOVGT R0, #1	
0x8568		MOV PC, LR	
0x9305	L2		

(b)

Symbol Table

Address	Label
0x8534	MAIN
0x8550	GREATER
0x9305	L2

(c)

; machine code	;address	ARM assembly
E92D4010	;0x8534 MAIN	PUSH {R4,LR}
	;	STMDB R13!, {R4,R14}
E3A0400F	;0x8538	MOV R4, #15
E59F3DC1	;0x853c	LDR R3, $=$ L2
E5834000	;0x8540	STR R4, [R3]
E3A0101B	;0x8544	MOV R1, #27
E5831004	:0x8548	STR R1, [R3, #4]

E5930000	;0x854c		LDR R0, [R3]
EB000001	;0x8550		BL GREATER
E8BD4010	;0x8554		POP {R4,LR}
	;		LDMIA R13!, {R4,R14}
E1A0F00E	;0x8558		MOV PC, LR
E1500001	;0x855c	GREATER	CMP R0, R1
E3A00000	;0x8560		MOV R0, #0
C3A00001	;0x8564		MOVGT R0, #1
E1A0F00E	;0x8568		MOV PC, LR
	;0x9305	L2	

(d)

Text Segment: 15*4 = 60 bytes

Data segment: 4 bytes

Exercise 6.44

1. Scaled register offset for accessing memory:

Accessing an array of integers using an index in R3 starting at a base address in R0:

Without scaled register offset:

```
LSL R4, R3, #2
                 ; multiply index i by 4
LDR R5, [R0, R4] ; access array
```

With scaled register offset:

```
LDR R5, [R0, R3, LSL #2]; access array
```

2. Pre-indexing or Post-indexing:

Accessing an array of characters at base address in R0:

Without pre-indexing:

```
LDR R5, [R0, #1] ; access array
REPEAT
         ADD R0, R0, #1
         BLT REPEAT
```

Without pre-indexing:

```
REPEAT
         LDR R5, [R0, #1]! ; access array
         . . .
         BLT REPEAT
```

3. Conditional execution

Executing an if statement that sets R4 to 10 when R2 and R3 are equal Without conditional execution:

```
CMP R2, R3 ; R2 == R3?
BNE L3
MOV R4, #10 ; R4 = 10
L3 ...
```

With conditional execution:

Exercise 6.45

Advantages of conditional execution:

- Potentially decreased code size (increased code density)
- Potentially decreased execution time (improved performance)

Disadvantages:

- More complex hardware required to implement it
- Requires 4 instruction bits to encode

Question 6.1

```
EOR R0, R0, R1 ; R0 = R0 XOR R1

EOR R1, R0, R1 ; R1 = original value of R0

EOR R0, R0, R1 ; R0 = original value of R1
```

Question 6.2

C Code

```
// Find subset of array with largest sum
int max = -2,147,483,648; // -2^31
int start = 0;
int end = 0;

for (i=0; i<length; i++) {
   sum = 0;
   for (j=i; j<length; j++) {
      sum = sum + array[j];
      if (sum > max) {
```

```
max = sum;
       start = i;
       end = j;
   }
 count = 0;
 for (i = start; i <= end; i++) {
   array2[count] = array[i];
   count = count + 1;
  }
ARM Assembly Code
; R0 = base address of array, R1 = length of array
; R2 = base address of resulting array
; R3 = max, R4 = start, R5 = end
; R6 = i, R7 = j and count, R8 = sum
    PUSH {R4,R5,R6,R7,R8,R9} ; save registers
    MOV R3, \#0x80000000 ; R3 = large negative number
    MOV R4, #0
MOV R5, #0
                             ; start = 0
                             ; end = 0
    ; i = 0
LSL R1, R1, #2
ORT
                             ; length = length * 4
LOOPFORI
    CMP R6, R1
                        ; i < length?
     BGE ENDLOOP
     MOV R8, #0
                             ; reset sum
    MOV R7, R6
                              ; j = i
LOOPFORJ
    CMP R7, R1
                            ; j < length?
     BGE INCREMENTI
    LDR R9, [R0, R7] ; R9 = array[j]
ADD R8, R8, R9 ; sum = sum + as
                              ; sum = sum + array[j]
     CMP R3, R8
                              ; max < sum?
     BGE INCREMENTJ
                           ; max = sum
    MOV R4, R6
MOV R5, R7
                             ; start = i
                              ; end = j
INCREMENTJ
     ADD R7, R7, #4
                             ; j = j + 4
     B LOOPFORJ
INCREMENTI
    ADD R6, R6, #4
                             ; i = i + 4
     B LOOPFORI
ENDLOOP
```

```
MOV R6, R4
                      ; i = start
   MOV R7, #0
                      ; count = 0
LOOP3
   CMP R5, R6
                      ; end < i?
   BLT RETURN
   LDR R9, [R0, R6]; R9 = array[i]
   B LOOP3
RETURN
   POP {R4,R5,R6,R7,R8,R9} ; restore registers
   MOV PC, LR
```

Question 6.3

C Code

```
void reversewords(char[] array) {
 int i, j, length;
 // find length of string
  for (i = 0; array[i] != 0; i = i + 1)
  length = i;
  // reverse characters in string
 reverse(array, length-1, 0);
  // reverse words in string
  i = 0; j = 0;
  // check for spaces or end of string
 while (i <= length) {</pre>
   if ( (i != length) && (array[i] != 0x20) ) {
     i = i + 1;
   }
    else {
     reverse(array, i-1, j);
      i = i + 1; // j and i at start of next word
      j = i;
   }
  }
void reverse(char[] array, int i, int j) {
 char tmp;
 while (i > j) {
   tmp = array[i];
```

```
array[i] = array[j];
    array[j] = tmp;
    i = i-1;
    j = j+1;
  }
}
ARM Assembly
; R4 = i, R5 = j, R6 = length
REVERSEWORDS
      PUSH \{R4,R5,R6\}; save registers on stack
      MOV R4, #0
                              ; i = 0
GETLENGTH
     LDRB R1, [R0, R4] ; R1 = array[i]

CMP R1, #0 ; end of string?

ADDNE R4, R4, #1 ; i = i + 1

BNE GETLENGTH
      BNE GETLENGTH
STRINGREVERSE
     MOV R6, R4 ; length = i
SUB R1, R6, #1 ; arg1 = length-1
MOV R2, #0 ; arg2 = 0
                           ; call reverse function
      BL REVERSE
     MOV R4, #0
MOV R5, #0
                             ; i = 0
                              ; j = 0
WHILE19
     CMP      R4, R6
BGT      DONE19
BEQ      ELSE19
; i <= length?
; if at e
; if (i =</pre>
                                     ; if at end of string, return
                                     ; if (i == length), do else block
     LDRB R1, [R0, R4] ; R1 = array[i]
     CMP R1, \#0x20 ; array[i] != 0x20? BEQ ELSE19 ; if (array[i]
                                    ; if (array[i] == 0x20), do else block
     ADD R4, R4, #1
B WHILE19 ; repeat while loop
ELSE19
     SUB R1, R4, #1 ; arg1 = i-1

MOV R2, R5 ; arg2 = j

BL REVERSE ; call
      BL
            REVERSE
                             ; call reverse function
      ADD R4, R4, #1 ; i = i+1
            R5, R4
      MOV
                              ; j = i
      В
             WHILE19
                            ; repeat while loop
DONE19
     POP {R4,R5,R6} ; restore registers from stack
      MOV PC, LR
                             ; retrn to calling function
REVERSE
      CMP R1, R2
                     ; i > j?
      BLE
             RETURN19
      LDRB R3, [R0, R1] ; R3 = array[i]
LDRB R12, [R0, R2] ; R12 = array[j]
      STRB R12, [R0, R1] ; array[i] = array[j]
```

```
STRB R3, [R0, R2] ; array[j] = tmp
SUB R1, R1, #1 ; i = i - 1
ADD R2, R2, #1 ; j = j + 1
B REVERSE ; continue while loop
RETURN19
           MOV PC, LR
```

Question 6.4

```
C Code
```

```
int count = 0;
while (num != 0) {
  if (num & 1)
   count = count + 1;
 num = num >> 1;
}
```

ARM Assembly Code

```
; R0 = num, R1 = count
     LDR R3, =0 \times 345
     MOV R1, #0
                         ; count = 0 ; num == 0?
     CMP R3, #0
     BEQ DONE
COUNTONES
     ANDS R2, R3, \#1 ; R2 = num & 1, set flags
                             ; if result of AND is 0, shift only
     BEQ SHIFT
     ADD R1, R1, #1; else increment count
SHIFT
     LSRS R3, R3, #1 ; shift num right by 1 bit, set flags BNE COUNTONES ; continue counting ones if num != 0
DONE
```

Question 6.5

C Code

```
num = swap(num, 1, 0x55555555); // swap bits
num = swap(num, 2, 0x33333333); // swap pairs
num = swap(num, 4, 0x0F0F0F0F); // swap nibbles
num = swap(num, 8, 0x00FF00FF); // swap bytes
num = swap(num, 16, 0xFFFFFFFF); // swap halves
// swap function swaps masked bits
int swap(int num, int shamt, unsigned int mask) {
     return ((num >> shamt) & mask) | ((num & mask) << shamt);
```

ARM Assembly Code

```
MOV R0, R3 ; arg0 = num MOV R1, #1 ; arg1 = 1
```

```
LDR R2, =0x555555555; arg2 = 0x555555555
                            BL SWAP ; call swap function
                           MOV R1, \#2 ; arg1 = 1 LDR R2, =0x33333333 ; arg2 = 0x33333333
                            BL SWAP
                                                                                                                                        ; call swap function
                           MOV R1, \#4 ; arg1 = 1 LDR R2, =0x0F0F0F0F ; arg2 = 0x0F0F0F0F
                            BL SWAP
                                                                                                                                        ; call swap function
                           MOV R1, #8
                                                                                                                                         ; arg1 = 1
                           LDR R2, =0 \times 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0 = 0.0
                            BL SWAP ; call swap function
                           MOV R1, #16
                                                                                                                                                                         ; arg1 = 1
                           LDR R2, =0xFFFFFFFF ; arg2 = 0xFFFFFFFF
                           BL SWAP ; call swap function MOV R3, R0 ; num = returned value
                             . . .
SWAP
                          LSR R3, R0, R1 ; R3 = num >> shamt

AND R3, R3, R2 ; R3 = (num >> shamt) & mask

AND R0, R0, R2 ; R0 = num & mask

LSL R0, R0, R1 ; R0 = (num & mask) << shamt

ORR R0, R3, R0 ; return val = R3 | R0

MOV PC, LR ; return to caller
```

Question 6.6

```
ADDS R0, R2, R3 ; R0 = R2 + R3, set flags
    BVS OVERFLOW
NOOVERFLOW
    . . .
OVERFLOW
    . . .
```

Question 6.7

C Code

```
bool palindrome(char* array) {
  int i, j; // array indices
 // find length of string
 for (j = 0; array[j] != 0; j=j+1);
 j = j-1; // j is index of last char
  i = 0;
 while (j > i) {
   if (array[i] != array[j])
```

```
return false;
   j = j-1;
   i = i+1;
 }
 return true;
MIPS Assembly Code
; R1 = i, R2 = j, R0 = base address of string
PALINDROME
     PUSH \{R4\} ; save R4 on stack MOV R2, #0 ; j = 0
GETLENGTH
     LDRB R3, [R0, R2]; R3 = array[j]
     CMP R3, #0 ; end of str
ADDNE R2, R2, #1 ; j = j + 1
                               ; end of string?
     BNE GETLENGTH
     SUB R2, R2, \#1 ; j = j - 1
     MOV R1, #0
                               ; i = 0
WHILE
     CMP R2, R1
                          ; j > i?
     BLE RETURNTRUE
    LDRB R3, [R0, R1] ; R3 = array[i]

LDRB R4, [R0, R2] ; R4 = array[j]

CMP R3, R4 ; array[i] == as

BNE RETURNFALSE
                               ; array[i] == array[j]?
     SUB R2, R2, #1 ; j = j-1 ADD R1, R1, #1 ; i = i+1
     B WHILE
RETURNTRUE
     MOV R0, #1
                       ; return TRUE
     B DONE
RETURNFALSE
    MOV R0, #0
                               ; return FALSE
DONE
    POP {R4} ; restore R4 MOV PC, LR ; return to c
                               ; return to caller
```

- (a) ADD, SUB, AND, ORR, LDR: the result never gets written to the register file.
- (b) SUB, AND, ORR: the ALU only performs addition
- (c) STR: the data memory never gets written

Exercise 7.2

- (a) STR, B: these instructions write to the register file when they shouldn't.
- (b) LDR, STR, B: the ALU looks at the cmd field to determine the operation to perform. However, for these instructions, the ALU should always perform addition.
- (b) ADD, SUB, AND, ORR, LDR, B: these instructions inadvertently write to the data memory.

Exercise 7.3


(a) TST

ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{1:0}	FlagW _{1:0}	NoWrite
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1000	1	TST	10	10	1


Control Unit Schematic

SOLUTIONS chapter 7




(b) LSL

Single-cycle datapath



Control unit



ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{1:0}	FlagW _{1:0}	Shift
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1101	0	LSL	XX	00	1
		1			10	1


(c) CMN

262

ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{1:0}	FlagW _{1:0}	NoWrite
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1011	1	CMN	00	11	1

Control Unit schematic




(d) ADC


ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{2:0}	FlagW _{1:0}
0	Χ	Χ	Not DP	0 00	00
1	0100	0	ADD	000	00
		1			11
	0010	0	SUB	0 01	00
		1			11
	0000	0	AND	0 10	00
		1			10
	1100	0	ORR	0 11	00
		1			10


Single-cycle ARM processor ALU



Single-cycle ARM processor datapath



Single-cycle ARM processor control unit




Exercise 7.4

(a) EOR


ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{2:0}	FlagW _{1:0}
0	Χ	Χ	Not DP	000	00
1	0100	0	ADD	000	00
		1			11
	0010	0	SUB	0 01	00
		1			11
	0000	0	AND	0 10	00
		1			10
	1100	0	ORR	0 11	00
		1			10
	0001	0	EOR	110	00
		1			10

ALU



Datapath




Control


SOLUTIONS chapter 7

(b) LSR (with immediate shift amount)

SOLUTIONS chapter 7



Control




ALU Decoder truth table


ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{1:0}	FlagW _{1:0}	Shift
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100 0		ORR	11	00	0
		1			10	0
	1101	0	LSR	XX	00	1
		1			10	1

(c) TEQ

Datapath




Control



ALU Decoder truth table


ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{2:0}	FlagW _{1:0}	NoWrite
0	Χ	Χ	Not DP	0 00	00	0
1	0100	0	ADD	0 00	00	0
		1			11	0
	0010	0	SUB	0 01	00	0
		1			11	0
	0000	0	AND	0 10	00	0
		1			10	0
	1100	0	ORR	0 11	00	0
		1			10	0
	1001	1	TEQ	110	00	1

ALU




(d) RSB


Datapath



Control



ALU




ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{2:0}	FlagW _{1:0}
0	Χ	Χ	Not DP	0 00	00
1	0100	0	ADD	000	00
		1			11
	0010	0	SUB	0 01	00
		1			11
	0000	0	AND	0 10	00
		1			10
	1100	0	ORR	0 11	00
		1			10
	0011	0	RSB	100	00
		1			11

Exercise 7.5

It is not possible to implement this instruction without either modifying the register file or making the instruction take at least two cycles to execute. We modify the register file and datapath as shown below.

- Add WE1 and WD1 signals to the register file.
- WE1 connects to the PostIndex signal (from control unit)
- WD1 connects to ALUResult, which is the sum of Rn + Rm (or Rn + Src2, more generally).
- Add multiplexer before Data Memory Address to choose between (Rn + Src2) and Rn. With post-indexing, the Data Memory Address input connects to Rn.



We modified the Main Decoder truth table as shown below.


dO	Funct _{5:0}	Туре	Branch	MemtoReg	MemW	ALUSrc	ImmSrc	RegW	RegSrc	ALUOp	PostIndex
00	0XXXXX	DP Reg	0	0	0	0	XX	1	00	1	0
00	1XXXXX	DP Imm	0	0	0	1	00	1	Х0	1	0
01	X00000	STR	0	Χ	1	1	01	0	10	0	0
01	011001	LDR	0	1	0	1	01	1	Х0	0	0
		(offset									
		indexing,									
		immediate									

		offset)									
01	111001	LDR (offset indexing, register offset)	0	1	0	0	01	1	00	0	0
01	001001	LDR (post- indexing, immediate offset)	0	1	0	1	01	1	XO	0	1
01	101001	LDR (post- indexing, register offset)	0	1	0	0	01	1	00	0	1

Exercise 7.6

It is not possible to implement this instruction without either modifying the register file or making the instruction take at least two cycles to execute. We modify the register file and datapath as shown below.

- Add WE1 and WD1 signals to the register file.
- WE1 connects to the PreIndex signal (from control unit)
- WD1 connects to ALUResult, which is the sum of Rn + Rm (or Rn + Src2, more generally).



We modified the Main Decoder truth table as shown below.

dO	Funct _{5:0}	Туре	Branch	MemtoReg	MemW	ALUSrc	ImmSrc	RegW	RegSrc	ALUOp	PreIndex
00	0XXXXX	DP Reg	0	0	0	0	XX	1	00	1	0
00	1XXXXX	DP Imm	0	0	0	1	00	1	Х0	1	0
01	X00000	STR	0	Χ	1	1	01	0	10	0	0
01	011001	LDR (offset indexing, immediate offset)	0	1	0	1	01	1	X0	0	0
01	111001	LDR (offset indexing, register offset)	0	1	0	0	01	1	00	0	0
01	011011	LDR (pre- indexing, immediate offset)	0	1	0	1	01	1	XO	0	1

01	111011	LDR	0	1	0	0	01	1	00	0	1
		(pre-									
		indexing,									
		register									
		(pre- indexing, register offset)									

Exercise 7.7

```
She should work on the memory. t_{mem} = (200/2) \text{ ps} = 100 \text{ ps}
From Equation 7.3, the new cycle time is:
T_{c1} = 40 + 2(100) + 70 + 100 + 120 + 2(25) + 60 = 640 \text{ ps}
```

Exercise 7.8

From Equation 7.3, the new cycle time is:

$$T_{c1} = 40 + 2(200) + 70 + 100 + 100 + 2(25) + 60 = 820 \text{ ps}$$

From Equation 7.1, Execution time is:

 $T_1 = (100 \times 10^9 \text{ instruction}) (1 \text{ cycle/instruction}) (820 \times 10^{-12} \text{ s/cycle}) = 82 \text{ seconds}.$

Exercise 7.9

SystemVerilog

```
// ex7.9 solutions
// single-cycle ARM processor
// additional instructions: TST, LSL, CMN, ADC
module testbench();
 logic
              clk;
 logic
              reset;
 logic [31:0] WriteData, DataAdr;
 logic
              MemWrite;
  // instantiate device to be tested
 top dut(clk, reset, WriteData, DataAdr, MemWrite);
  // initialize test
  initial
   begin
      reset <= 1; # 22; reset <= 0;
  // generate clock to sequence tests
```

```
always
   begin
     clk <= 1; # 5; clk <= 0; # 5;
  // check results
  always @(negedge clk)
   begin
     if(MemWrite) begin
       if(DataAdr === 20 & WriteData === 2) begin
          $display("Simulation succeeded");
          $stop;
       end else begin
         $display("Simulation failed");
          $stop;
       end
     end
    end
endmodule
module top(input logic clk, reset,
          output logic [31:0] WriteData, DataAdr,
          output logic
                        MemWrite);
 logic [31:0] PC, Instr, ReadData;
  // instantiate processor and memories
 arm arm(clk, reset, PC, Instr, MemWrite, DataAdr,
         WriteData, ReadData);
  imem imem(PC, Instr);
 dmem dmem(clk, MemWrite, DataAdr, WriteData, ReadData);
endmodule
module dmem(input logic clk, we,
            input logic [31:0] a, wd,
            output logic [31:0] rd);
 logic [31:0] RAM[63:0];
 assign rd = RAM[a[31:2]]; // word aligned
  always_ff @(posedge clk)
   if (we) RAM[a[31:2]] \le wd;
endmodule
module imem(input logic [31:0] a,
           output logic [31:0] rd);
 logic [31:0] RAM[63:0];
  initial
      $readmemh("ex7.9_memfile.dat",RAM);
  assign rd = RAM[a[31:2]]; // word aligned
```

endmodule

```
module arm(input logic
                             clk, reset,
            output logic [31:0] PC,
            input logic [31:0] Instr,
            output logic MemWrite,
            output logic [31:0] ALUResult, WriteData,
            input logic [31:0] ReadData);
  logic [3:0] ALUFlags;
  logic RegWrite,
               ALUSrc, MemtoReg, PCSrc;
  logic [1:0] RegSrc, ImmSrc;
  logic [2:0] ALUControl; // ADC
          carry; // ADC
  logic
               Shift; // LSL
  logic
  controller c(clk, reset, Instr[31:12], ALUFlags,
                RegSrc, RegWrite, ImmSrc,
                ALUSrc, ALUControl,
                MemWrite, MemtoReg, PCSrc,
                carry, // ADC Shift); // LSL
  datapath dp(clk, reset,
                RegSrc, RegWrite, ImmSrc,
                ALUSrc, ALUControl,
                MemtoReg, PCSrc,
                ALUFlags, PC, Instr,
                ALUResult, WriteData, ReadData,
                carry, // ADC
                Shift); // LSL
endmodule
module controller(input logic clk, reset,
                    input logic [31:12] Instr,
                    input logic [3:0] ALUFlags, output logic [1:0] RegSrc, output logic RegWrite, output logic [1:0] ImmSrc,
                    output logic ALUSrc,
                    output logic [2:0] ALUControl, // ADC output logic MemWrite, MemtoReg, output logic PCSrc, output logic carry, // ADC output logic Shift); // LSL
  logic [1:0] FlagW;
  logic PCS, RegW, MemW;
  logic
              NoWrite; // TST, CMN
  decoder dec(Instr[27:26], Instr[25:20], Instr[15:12],
                FlagW, PCS, RegW, MemW,
                MemtoReg, ALUSrc, ImmSrc, RegSrc, ALUControl,
                NoWrite, // TST, CMN
```

```
Shift); // LSL
  PCSrc, RegWrite, MemWrite,
               carry, // ADC
               NoWrite); // TST, CMN
endmodule
module decoder (input logic [1:0] Op,
               input logic [5:0] Funct, input logic [3:0] Rd,
               output logic [1:0] FlagW,
               output logic PCS, RegW, MemW, output logic MemtoReg, ALUSrc,
               output logic [1:0] ImmSrc, RegSrc,
               output logic [2:0] ALUControl, // ADC
               output logic NoWrite, // TST, CMN
output logic Shift); // LSL
  logic [9:0] controls;
  logic Branch, ALUOp;
  // Main Decoder
  always_comb
     case(Op)
                              // Data processing immediate
       2'b00: if (Funct[5]) controls = 10'b0000101001;
                              // Data processing register
                              controls = 10'b0000001001;
              else
                              // LDR
       2'b01: if (Funct[0]) controls = 10'b0001111000;
                             // STR
                           controls = 10'b1001110100;
// B
              else
       2'b10:
                            controls = 10'b0110100010;
                         // Unimplemented
controls = 10'bx;
       default:
     endcase
  assign {RegSrc, ImmSrc, ALUSrc, MemtoReg,
         RegW, MemW, Branch, ALUOp} = controls;
  // ALU Decoder
  always_comb
    if (ALUOp) begin
                                           // which DP Instr?
      case(Funct[4:1])
        4'b0100: begin
                                           // ADD
                   ALUControl = 3'b000;
                   NoWrite = 1'b0;
                   Shift = 1'b0;
                 end
        4'b0010: begin
                                           // SUB
                   ALUControl = 3'b001;
                   NoWrite = 1'b0;
```

```
Shift = 1'b0;
             end
    4'b0000: begin
                                       // AND
               ALUControl = 3'b010;
               NoWrite = 1'b0;
               Shift = 1'b0;
             end
                                       // OR
    4'b1100: begin
               ALUControl = 3'b011;
               NoWrite = 1'b0;
               Shift = 1'b0;
             end
    4'b1000: begin
                                       // TST
               ALUControl = 3'b010;
               NoWrite = 1'b1;
               Shift = 1'b0;
             end
    4'b1101: begin
                                       // LSL
               ALUControl = 3'b000;
               NoWrite = 1'b0;
               Shift = 1'b1;
             end
                                       // CMN
    4'b1011: begin
              ALUControl = 3'b000;
               NoWrite = 1'b1;
               Shift = 1'b0;
             end
                                       // ADC
    4'b0101: begin
               ALUControl = 3'b100;
               NoWrite = 1'b0;
               Shift = 1'b0;
             end
                                       // unimplemented
    default: begin
              ALUControl = 3'bx;
               NoWrite = 1'bx;
               Shift = 1'bx;
             end
  endcase
 // update flags if S bit is set
 // (C & V only updated for arith instructions)
 FlagW[1] = Funct[0]; // FlagW[1] = S-bit
 // FlagW[0] = S-bit & (ADD | SUB)
           = Funct[0] &
 FlagW[0]
    (ALUControl[1:0] == 2'b00 | ALUControl[1:0] == 2'b01);
end else begin
 ALUControl = 3'b000; // add for non-DP instructions
  FlagW = 2'b00; // don't update Flags
 NoWrite = 1'b0;
Shift = 1'b0;
end
```

```
// PC Logic
  assign PCS = ((Rd == 4'b1111) \& RegW) | Branch;
endmodule
module condlogic(input logic clk, reset,
                 input logic [3:0] Cond,
                 input logic [3:0] ALUFlags,
                 input logic [1:0] FlagW,
                 input logic PCS, RegW, MemW,
output logic PCSrc, RegWrite, MemWrite,
output logic carry, // ADC
input logic NoWrite); // TST, CMN
  logic [1:0] FlagWrite;
  logic [3:0] Flags;
  logic
            CondEx;
  flopenr #(2)flagreg1(clk, reset, FlagWrite[1],
                       ALUFlags[3:2], Flags[3:2]);
  flopenr #(2)flagreg0(clk, reset, FlagWrite[0],
                      ALUFlags[1:0], Flags[1:0]);
  // write controls are conditional
  condcheck cc(Cond, Flags, CondEx);
  assign FlagWrite = FlagW & {2{CondEx}};
  assign RegWrite = RegW & CondEx & ~NoWrite; // TST, CMN
  assign MemWrite = MemW & CondEx;
  assign PCSrc = PCS & CondEx;
  assign carry = Flags[1]; // ADC
endmodule
module condcheck(input logic [3:0] Cond,
                 input logic [3:0] Flags,
                 output logic CondEx);
  logic neg, zero, carry, overflow, ge;
  assign {neg, zero, carry, overflow} = Flags;
  assign ge = (neg == overflow);
  always_comb
    case (Cond)
     4'b1001: CondEx = \sim (carry & \simzero); // LS
```

```
4'b1010: CondEx = ge; // GE
4'b1011: CondEx = ~ge; // LT
4'b1100: CondEx = ~zero & ge; // GT
4'b1101: CondEx = ~(~zero & ge); // LE
      4'b1110: CondEx = 1'b1; // Always default: CondEx = 1'bx; // undefined
    endcase
endmodule
module datapath(input logic clk, reset,
                 input logic [1:0] RegSrc,
                 input logic RegWrite,
input logic [1:0] ImmSrc,
input logic ALUSrc,
input logic [2:0] ALUControl, // ADC
                 input logic MemtoReg, input logic PCSrc,
                 output logic [3:0] ALUFlags,
                 output logic [31:0] PC,
                 input logic [31:0] Instr,
                 output logic [31:0] ALUResultOut, // LSL
                 output logic [31:0] WriteData,
                 input logic [31:0] ReadData,
                 logic [31:0] PCNext, PCPlus4, PCPlus8;
  logic [31:0] ExtImm, SrcA, SrcB, Result;
  logic [3:0] RA1, RA2;
  logic [31:0] srcBshifted, ALUResult; // LSL
  // next PC logic
  mux2 #(32) pcmux(PCPlus4, Result, PCSrc, PCNext);
  flopr #(32) pcreg(clk, reset, PCNext, PC);
  adder #(32) pcadd1(PC, 32'b100, PCPlus4);
  adder #(32) pcadd2(PCPlus4, 32'b100, PCPlus8);
  // register file logic
  mux2 #(4) ralmux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
  mux2 #(4) ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
regfile rf(clk, RegWrite, RA1, RA2,
                  Instr[15:12], Result, PCPlus8,
                  SrcA, WriteData);
  mux2 #(32) resmux(ALUResultOut, ReadData, MemtoReg, Result);
  extend ext(Instr[23:0], ImmSrc, ExtImm);
  // ALU logic
  shifter sh(WriteData, Instr[11:7], Instr[6:5], srcBshifted); // LSL
  mux2 #(32) srcbmux(srcBshifted, ExtImm, ALUSrc, SrcB); // LSL
  alu alu(SrcA, SrcB, ALUControl,
                  ALUResult, ALUFlags,
                   carry); // ADC
  mux2 #(32) aluresultmux(ALUResult, SrcB, Shift, ALUResultOut); // LSL
```

```
endmodule
```

```
module regfile(input logic
                              clk,
               input logic we3,
               input logic [3:0] ral, ra2, wa3,
               input logic [31:0] wd3, r15,
               output logic [31:0] rd1, rd2);
  logic [31:0] rf[14:0];
  // three ported register file
  // read two ports combinationally
  // write third port on rising edge of clock
  // register 15 reads PC+8 instead
  always ff @(posedge clk)
    if (we3) rf[wa3] \le wd3;
  assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
  assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
endmodule
module extend(input logic [23:0] Instr,
              input logic [1:0] ImmSrc,
              output logic [31:0] ExtImm);
  always_comb
    case(ImmSrc)
              // 8-bit unsigned immediate
      2'b00:
              ExtImm = \{24'b0, Instr[7:0]\};
              // 12-bit unsigned immediate
      2'b01: ExtImm = \{20'b0, Instr[11:0]\};
              // 24-bit two's complement shifted branch
      2'b10: ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\};
      default: ExtImm = 32'bx; // undefined
    endcase
endmodule
module adder #(parameter WIDTH=8)
              (input logic [WIDTH-1:0] a, b,
              output logic [WIDTH-1:0] y);
  assign y = a + b;
endmodule
module flopenr #(parameter WIDTH = 8)
                (input logic
                                          clk, reset, en,
                input logic [WIDTH-1:0] d,
                 output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
    if (reset) q \ll 0;
    else if (en) q <= d;
endmodule
```

```
module flopr #(parameter WIDTH = 8)
            (input logic
                                 clk, reset,
             input logic [WIDTH-1:0] d,
             output logic [WIDTH-1:0] q);
 always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else q \ll d;
endmodule
module mux2 #(parameter WIDTH = 8)
           (input logic [WIDTH-1:0] d0, d1,
            input logic s,
            output logic [WIDTH-1:0] y);
 assign y = s ? d1 : d0;
endmodule
module alu(input logic [31:0] a, b,
         input logic [2:0] ALUControl, // ADC
         output logic [31:0] Result,
         output logic [3:0] ALUFlags,
         input logic
                        carry);
                                                    // ADC
 logic      neg, zero, carryout, overflow;
 logic [31:0] condinvb;
 logic [32:0] sum;
 logic
         carryin;
                                                    // ADC
 assign carryin = ALUControl[2] ? carry : ALUControl[0]; // ADC
 assign condinvb = ALUControl[0] ? ~b : b;
                                                    // ADC
 assign sum = a + condinvb + carryin;
 always_comb
   casex (ALUControl[1:0])
     2'b0?: Result = sum;
     2'b10: Result = a & b;
     2'b11: Result = a | b;
   endcase
 assign carryout = (ALUControl[1] == 1'b0) & sum[32];
 assign overflow = (ALUControl[1] == 1'b0) &
                 ~(a[31] ^ b[31] ^ ALUControl[0]) &
                 (a[31] ^ sum[31]);
 assign ALUFlags = {neg, zero, carryout, overflow};
endmodule
// shifter needed for LSL
```

```
input logic [1:0] shtype,
               output logic [31:0] y);
  always_comb
    case (shtype)
      2'b00: y = a << shamt;
      default: y = a;
    endcase
endmodule
VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity testbench is
end;
architecture test of testbench is
  component top
                            in STD_LOGIC;
   port(clk, reset:
         WriteData, DatAadr: out STD_LOGIC_VECTOR(31 downto 0);
        MemWrite:
                            out STD_LOGIC);
  end component;
  signal WriteData, DataAdr: STD_LOGIC_VECTOR(31 downto 0);
  signal clk, reset, MemWrite: STD_LOGIC;
begin
  -- instantiate device to be tested
  dut: top port map(clk, reset, WriteData, DataAdr, MemWrite);
  -- Generate clock with 10 ns period
  process begin
   clk <= '1';
   wait for 5 ns;
   clk <= '0';
   wait for 5 ns;
  end process;
  -- Generate reset for first two clock cycles
  process begin
   reset <= '1';
   wait for 22 ns;
   reset <= '0';
   wait;
  end process;
  -- check that 0x80000001 gets written to address 20
  -- at end of program
  process (clk) begin
    if (clk'event and clk = '0' and MemWrite = '1') then
      if (to_integer(DataAdr) = 20 and
         to_integer(WriteData) = 2) then
        report "NO ERRORS: Simulation succeeded" severity failure;
      else
```

```
report "Simulation failed" severity failure;
     end if;
   end if;
 end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity top is -- top-level design for testing
 port(clk, reset: in STD_LOGIC;
      WriteData, DataAdr: buffer STD_LOGIC_VECTOR(31 downto 0);
      MemWrite: buffer STD_LOGIC);
end;
architecture test of top is
 component arm
   port(clk, reset: in STD_LOGIC;
        PC:
                           out STD_LOGIC_VECTOR(31 downto 0);
         Instr:
                          in STD_LOGIC_VECTOR(31 downto 0);
        MemWrite: out STD_LOGIC;
        ALUResult, WriteData: out STD_LOGIC_VECTOR(31 downto 0);
        ReadData: in STD_LOGIC_VECTOR(31 downto 0));
 end component;
  component imem
   port(a: in STD_LOGIC_VECTOR(31 downto 0);
         rd: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
  component dmem
   port(clk, we: in STD_LOGIC;
         a, wd: in STD_LOGIC_VECTOR(31 downto 0);
                 out STD_LOGIC_VECTOR(31 downto 0));
        rd:
  end component;
  signal PC, Instr,
        ReadData: STD_LOGIC_VECTOR(31 downto 0);
begin
 -- instantiate processor and memories
  i_arm: arm port map(clk, reset, PC, Instr, MemWrite, DataAdr,
                      WriteData, ReadData);
 i_imem: imem port map(PC, Instr);
  i_dmem: dmem port map(clk, MemWrite, DataAdr,
                            WriteData, ReadData);
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity dmem is -- data memory
 port(clk, we: in STD_LOGIC;
      a, wd: in STD_LOGIC_VECTOR(31 downto 0);
rd: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of dmem is
begin
```

```
process is
    type ramtype is array (63 downto 0) of
                    STD_LOGIC_VECTOR(31 downto 0);
    variable mem: ramtype;
 begin -- read or write memory
    loop
      if clk'event and clk = '1' then
          if (we = '1') then
           mem(to_integer(a(7 downto 2))) := wd;
          end if;
      end if;
     rd <= mem(to_integer(a(7 downto 2)));</pre>
     wait on clk, a;
    end loop;
 end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity imem is -- instruction memory
 port(a: in STD_LOGIC_VECTOR(31 downto 0);
       rd: out STD_LOGIC_VECTOR(31 downto 0));
architecture behave of imem is -- instruction memory
begin
 process is
   file mem file: TEXT;
    variable L: line;
    variable ch: character;
    variable i, index, result: integer;
    type ramtype is array (63 downto 0) of
                    STD_LOGIC_VECTOR(31 downto 0);
    variable mem: ramtype;
 begin
    -- initialize memory from file
    for i in 0 to 63 loop -- set all contents low
     mem(i) := (others => '0');
    end loop;
    index := 0;
    FILE_OPEN(mem_file, "ex7.9_memfile.dat", READ_MODE);
    while not endfile (mem_file) loop
     readline(mem_file, L);
     result := 0;
      for i in 1 to 8 loop
        read(L, ch);
        if '0' <= ch and ch <= '9' then
            result := character'pos(ch) - character'pos('0');
        elsif 'a' <= ch and ch <= 'f' then
           result := character'pos(ch) - character'pos('a')+10;
        elsif 'A' <= ch and ch <= 'F' then
           result := character'pos(ch) - character'pos('A')+10;
        else report "Format error on line " & integer'image(index)
             severity error;
```

```
end if;
           mem(index)(35-i*4 downto 32-i*4) :=
             to_std_logic_vector(result, 4);
        end loop;
         index := index + 1;
     end loop;
      -- read memory
     loop
        rd <= mem(to_integer(a(7 downto 2)));</pre>
        wait on a;
     end loop;
  end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity arm is -- single cycle processor
  in STD_LOGIC_VECTOR(31 downto 0);
          Instr:
         Instr: in SID_LOGIC_
MemWrite: out STD_LOGIC;
          ALUResult, WriteData: out STD_LOGIC_VECTOR(31 downto 0);
                           in STD_LOGIC_VECTOR(31 downto 0));
          ReadData:
end;
architecture struct of arm is
  component controller
port(clk, reset: in STD_LOGIC;
    Instr: in STD_LOGIC_VECTOR(31 downto 12);
    ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
    RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
    RegWrite: out STD_LOGIC;
    ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
    ALUSrc: out STD_LOGIC_VECTOR(1 downto 0);
    ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- ADC
    MemWrite: out STD_LOGIC;
    MemtoReg: out STD_LOGIC;
    Carry: out STD_LOGIC;
    Shift: out STD_LOGIC; -- ADC
    Shift: out STD_LOGIC; -- LSL
end component;
component datapath
   component controller
```

```
WriteData:
ReadData:
                                      buffer STD_LOGIC_VECTOR(31 downto 0);
                                      in STD_LOGIC_VECTOR(31 downto 0);
            carry:
                                     in STD_LOGIC;
                                                                                             -- ADC
            Shift:
                                     in STD LOGIC);
                                                                                             -- LSL
  end component;
  signal ALUFlags: STD_LOGIC_VECTOR(3 downto 0);
  signal RegWrite, ALUSrc, MemtoReg, PCSrc: STD_LOGIC;
  signal RegSrc, ImmSrc: STD_LOGIC_VECTOR(1 downto 0);
  signal ALUControl: STD_LOGIC_VECTOR(2 downto 0);
                                                                              -- ADC
  signal carry: STD LOGIC;
                                                                               -- ADC
  signal Shift: STD_LOGIC;
                                                                               -- LSL
begin
  cont: controller port map(clk, reset, Instr(31 downto 12),
                                       ALUFlags, RegSrc, RegWrite, ImmSrc,
                                       ALUSrc, ALUControl, MemWrite,
                                       MemtoReg, PCSrc,
                                       carry, -- ADC
Shift); -- LSL
  dp: datapath port map(clk, reset, RegSrc, RegWrite, ImmSrc,
                                 ALUSrc, ALUControl, MemtoReg, PCSrc,
                                 ALUFlags, PC, Instr, ALUResult,
                                 WriteData, ReadData,
                                 carry, -- ADC
Shift); -- LSL
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity controller is -- single cycle control decoder
  ntity controller is -- single cycle control decoder

port(clk, reset: in STD_LOGIC;

Instr: in STD_LOGIC_VECTOR(31 downto 12);

ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);

RegSrc: out STD_LOGIC_VECTOR(1 downto 0);

RegWrite: out STD_LOGIC;

ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);

ALUSrc: out STD_LOGIC;

ALUControl: out STD_LOGIC;

MemWrite: out STD_LOGIC;

MemtoReg: out STD_LOGIC;

Carry: out STD_LOGIC;

Shift: out STD_LOGIC; -- ADC

Shift: out STD_LOGIC; -- LSL
end;
architecture struct of controller is
  component decoder
     port(Op:
                                     in STD_LOGIC_VECTOR(1 downto 0);
                                  in STD_LOGIC_VECTOR(5 downto 0);
            Funct:
                                  in STD_LOGIC_VECTOR(3 downto 0);
out STD_LOGIC_VECTOR(1 downto 0);
            Rd:
            FlagW:
            PCS, RegW, MemW: out STD_LOGIC;
            MemtoReg, ALUSrc: out STD_LOGIC;
            ImmSrc, RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- ADC
NoWrite: out STD_LOGIC; -- TST
                                                                                       -- TST, CMN
```

```
-- LSL
          Shift:
                              out STD_LOGIC);
  end component;
  component condlogic
port(clk, reset: in STD_LOGIC;
Cond: in STD_LOGIC_VECTOR(3 downto 0);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: in STD_LOGIC_VECTOR(1 downto 0);
          PCS, RegW, MemW: in STD_LOGIC;
          PCSrc, RegWrite: out STD_LOGIC;
          MemWrite: out STD_LOGIC; carry: out STD_LOGIC; -- ADC NoWrite: in STD_LOGIC); -- TST, CMN
  end component;
  signal FlagW: STD_LOGIC_VECTOR(1 downto 0);
  signal PCS, RegW, MemW: STD_LOGIC;
  signal NoWrite: STD LOGIC; -- TST, CMN
begin
  dec: decoder port map(Instr(27 downto 26), Instr(25 downto 20),
                           Instr(15 downto 12), FlagW, PCS,
                           RegW, MemW, MemtoReg, ALUSrc, ImmSrc,
                           RegSrc, ALUControl,
                           NoWrite, -- TST, CMN Shift); -- LSL
  cl: condlogic port map(clk, reset, Instr(31 downto 28),
                              ALUFlags, FlagW, PCS, RegW, MemW,
                              PCSrc, RegWrite, MemWrite,
                              carry, -- ADC
                              NoWrite); -- TST, CMN
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder is -- main control decoder
                  in SID_ECC_._
in STD_LOGIC_VECTOR(5 downto 0);
in STD_LOGIC_VECTOR(3 downto 0);
  port(Op:
        Funct:
        Rd:
        PCS, RegW, MemW: out STD_LOGIC;
        MemtoReg, ALUSrc: out STD_LOGIC;
        ImmSrc, RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
        ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- ADC NoWrite: out STD_LOGIC; -- TST, Shift: out STD_LOGIC); -- LSL
                                                                        -- TST, CMN
        Shift:
                            out STD_LOGIC);
                                                                        -- LSL
end;
architecture behave of decoder is
  signal controls: STD_LOGIC_VECTOR(9 downto 0);
  signal ALUOp, Branch: STD_LOGIC;
  signal op2:
                    STD_LOGIC_VECTOR(3 downto 0);
begin
  op2 \leftarrow (Op, Funct(5), Funct(0));
  process(all) begin -- Main Decoder
    case? (op2) is
       when "000-" \Rightarrow controls \Leftarrow "0000001001";
       when "001-" \Rightarrow controls \Leftarrow "0000101001";
```

```
when "01-0" \Rightarrow controls \Leftarrow "1001110100";
      when "01-1" => controls <= "0001111000";
      when "10--" => controls <= "0110100010";
     when others => controls <= "----";
    end case?;
  end process;
  (RegSrc, ImmSrc, ALUSrc, MemtoReg, RegW, MemW,
    Branch, ALUOp) <= controls;</pre>
 process(all) begin -- ALU Decoder
    if (ALUOp) then
      case Funct(4 downto 1) is
        when "0100" => ALUControl <= "000"; -- ADD
                       NoWrite <= '0';
                       Shift <= '0';
        when "0010" => ALUControl <= "001"; -- SUB
                       NoWrite <= '0';
                       Shift <= '0';
        when "0000" => ALUControl <= "010"; -- AND
                       NoWrite <= '0';
                       Shift <= '0';
        when "1100" => ALUControl <= "011"; -- ORR
                       NoWrite <= '0';
                       Shift <= '0';
        when "1000" => ALUControl <= "010"; -- TST
                       NoWrite <= '1';
                       Shift <= '0';
        when "1101" => ALUControl <= "000"; -- LSL
                       NoWrite <= '0';
                       Shift <= '1';
        when "1011" => ALUControl <= "000"; -- CMN
                       NoWrite <= '1';
                       Shift <= '0';
        when "0101" => ALUControl <= "100"; -- ADC
                       NoWrite <= '0';
                       Shift <= '0';
        when others => ALUControl <= "---"; -- unimplemented
                       NoWrite <= '-';
                       Shift <= '-';
      end case;
      FlagW(1) \ll Funct(0);
      FlagW(0) <= Funct(0) and (not ALUControl(1));</pre>
    else
      ALUControl <= "000";
      NoWrite <= '0';
      Shift <= '0';
     FlagW <= "00";
    end if;
 end process;
 PCS <= ((and Rd) and RegW) or Branch;
end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity condlogic is -- Conditional logic
 port(clk, reset: in STD_LOGIC;
Cond: in STD_LOGIC_VECTOR(3 downto 0);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: in STD_LOGIC_VECTOR(1 downto 0);
       PCS, RegW, MemW: in STD_LOGIC;
       PCSrc, RegWrite: out STD_LOGIC;
       MemWrite: out STD_LOGIC; carry: out STD_LOGIC; -- ADC NoWrite: in STD_LOGIC); -- TST, CMN
end;
architecture behave of condlogic is
  component condcheck
    port (Cond:
                         in STD LOGIC VECTOR(3 downto 0);
         Flags:
                         in STD_LOGIC_VECTOR(3 downto 0);
         CondEx:
                         out STD_LOGIC);
  end component;
  component flopenr generic(width: integer);
    port(clk, reset, en: in STD_LOGIC;
                     in STD_LOGIC_VECTOR(width-1 downto 0);
         d:
                     out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  signal FlagWrite: STD_LOGIC_VECTOR(1 downto 0);
  signal Flags: STD_LOGIC_VECTOR(3 downto 0);
  signal CondEx: STD_LOGIC;
begin
  flagreg1: flopenr generic map(2)
    port map(clk, reset, FlagWrite(1),
              ALUFlags(3 downto 2), Flags(3 downto 2));
  flagreg0: flopenr generic map(2)
    port map(clk, reset, FlagWrite(0),
              ALUFlags(1 downto 0), Flags(1 downto 0));
  cc: condcheck port map(Cond, Flags, CondEx);
  FlagWrite <= FlagW and (CondEx, CondEx);</pre>
  RegWrite <= RegW and CondEx and (not NoWrite); -- TST, CMN
  MemWrite <= MemW and CondEx;</pre>
  PCSrc <= PCS and CondEx;
  carry <= Flags(1);</pre>
                                                       -- ADC
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity condcheck is
  port (Cond:
                       in STD_LOGIC_VECTOR(3 downto 0);
       Flags:
                       in STD_LOGIC_VECTOR(3 downto 0);
       CondEx:
                       out STD_LOGIC);
end;
architecture behave of condcheck is
  signal neg, zero, carry, overflow, ge: STD_LOGIC;
begin
```

```
(neg, zero, carry, overflow) <= Flags;</pre>
   ge <= (neg xnor overflow);</pre>
   process(all) begin -- Condition checking
       case Cond is
          when "0000" \Rightarrow CondEx \iff zero;
          when "0001" => CondEx <= not zero;
          when "0010" => CondEx <= carry;
          when "0011" => CondEx <= not carry;
          when "0100" \Rightarrow CondEx \Leftarrow neg;
          when "0101" \Rightarrow CondEx \Leftarrow not neg;
          when "0110" => CondEx <= overflow;
          when "0111" => CondEx <= not overflow;
          when "1000" => CondEx <= carry and (not zero);
          when "1001" => CondEx <= not(carry and (not zero));
          when "1010" \Rightarrow CondEx \iff ge;
          when "1011" => CondEx <= not ge;
          when "1100" => CondEx <= (not zero) and ge;
          when "1101" \Rightarrow CondEx \Leftarrow not ((not zero) and ge);
          when "1110" => CondEx <= '1';
          when others => CondEx <= '-';
       end case;
   end process;
library IEEE; use IEEE.STD_LOGIC_1164.all;
  ntity datapath is

port(clk, reset: in STD_LOGIC;

RegSrc: in STD_LOGIC_VECTOR(1 downto 0);

RegWrite: in STD_LOGIC;

ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);

ALUSrc: in STD_LOGIC_VECTOR(1 downto 0);

ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- ADC

MemtoReg: in STD_LOGIC;

PCSrc: in STD_LOGIC;

ALUFlags: out STD_LOGIC_VECTOR(3 downto 0);

PC: buffer STD_LOGIC_VECTOR(31 downto 0);

Instr: in STD_LOGIC_VECTOR(31 downto 0);

ALUResultOut: buffer STD_LOGIC_VECTOR(31 downto 0);

ALUResultOut: buffer STD_LOGIC_VECTOR(31 downto 0);

ReadData: in STD_LOGIC_VECTOR(31 downto 0);

carry: in STD_LOGIC; -- ADC

Shift: in STD_LOGIC); -- LSL
entity datapath is
end;
architecture struct of datapath is
   component alu
      port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- ADC
                Result: buffer STD_LOGIC_VECTOR(31 downto 0);
                ALUFlags: out STD_LOGIC_VECTOR(3 downto 0);
carry: in STD_LOGIC);
   end component;
   component regfile
```

```
ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
         wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
         rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component adder
   port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
         y: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component extend
   port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
         ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
         ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component flopr generic (width: integer);
   port(clk, reset: in STD_LOGIC;
         d: in STD_LOGIC_VECTOR(width-1 downto 0);
                    out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  component mux2 generic(width: integer);
   port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
         s: in STD_LOGIC;
                out STD_LOGIC_VECTOR(width-1 downto 0));
        у:
  end component;
  component shifter -- LSL
   port(a: in STD_LOGIC_VECTOR(31 downto 0);
         shamt: in STD_LOGIC_VECTOR(4 downto 0);
         shtype: in STD_LOGIC_VECTOR(1 downto 0);
              out STD_LOGIC_VECTOR(31 downto 0));
         у:
 end component;
  signal PCNext, PCPlus4, PCPlus8: STD_LOGIC_VECTOR(31 downto 0);
 signal ExtImm, Result: STD_LOGIC_VECTOR(31 downto 0); signal SrcA, SrcB: STD_LOGIC_VECTOR(31 downto 0); signal RA1, RA2: STD_LOGIC_VECTOR(3 downto 0);
 signal srcBshifted, ALUResult: STD_LOGIC_VECTOR(31 downto 0); -- LSL
begin
 -- next PC logic
 pcmux: mux2 generic map(32)
             port map(PCPlus4, Result, PCSrc, PCNext);
 pcreq: flopr generic map(32) port map(clk, reset, PCNext, PC);
 pcadd1: adder port map(PC, X"00000004", PCPlus4);
 pcadd2: adder port map(PCPlus4, X"00000004", PCPlus8);
  -- register file logic
 ralmux: mux2 generic map (4)
   port map(Instr(19 downto 16), "1111", RegSrc(0), RA1);
 ra2mux: mux2 generic map (4) port map(Instr(3 downto 0),
            Instr(15 downto 12), RegSrc(1), RA2);
 rf: regfile port map(clk, RegWrite, RA1, RA2,
                      Instr(15 downto 12), Result,
                      PCPlus8, SrcA, WriteData);
 resmux: mux2 generic map(32)
```

```
port map(ALUResult, ReadData, MemtoReg, Result);
  ext: extend port map(Instr(23 downto 0), ImmSrc, ExtImm);
  -- ALU logic
  sh: shifter port map(WriteData, Instr(11 downto 7), Instr(6 downto 5),
srcBshifted);
                                                      -- LSL
  srcbmux: mux2 generic map(32)
    port map(srcBshifted, ExtImm, ALUSrc, SrcB);
                                                     -- LSL
  i_alu: alu port map(SrcA, SrcB, ALUControl, ALUResult, ALUFlags,
                       carry);
  aluresultmux: mux2 generic map(32)
    port map(ALUResult, SrcB, Shift, ALUResultOut); -- LSL
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC STD UNSIGNED.all;
entity regfile is -- three-port register file
 port(clk: in STD_LOGIC;
                      in STD_LOGIC;
       we3:
       ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
       wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of regfile is
  type ramtype is array (31 downto 0) of
    STD_LOGIC_VECTOR(31 downto 0);
  signal mem: ramtype;
begin
  process(clk) begin
    if rising_edge(clk) then
       if we3 = '1' then mem(to_integer(wa3)) <= wd3;</pre>
       end if;
    end if;
  end process;
  process(all) begin
    if (to_integer(ra1) = 15) then rd1 <= r15;</pre>
    else rd1 <= mem(to_integer(ra1));</pre>
    end if;
    if (to integer(ra2) = 15) then rd2 \ll r15;
    else rd2 <= mem(to_integer(ra2));</pre>
    end if;
  end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity adder is -- adder
  port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
            out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of adder is
begin
```

```
y <= a + b;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity extend is
 port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
       ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
       ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of extend is
begin
 process(all) begin
    case ImmSrc is
      when "00" \Rightarrow ExtImm \iff (X"000000", Instr(7 downto 0));
      when "01" \Rightarrow ExtImm \iff (X"00000", Instr(11 downto 0));
      when "10" \Rightarrow ExtImm \Leftarrow (Instr(23), Instr(23), Instr(23),
        Instr(23), Instr(23), Instr(23), Instr(23 downto 0), "00");
      when others => ExtImm <= X"----";
    end case;
 end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity flopenr is -- flip-flop with enable and asynchronous reset
 generic(width: integer);
 port(clk, reset, en: in STD_LOGIC;
                  in STD LOGIC VECTOR (width-1 downto 0);
       q:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture asynchronous of flopenr is
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
    elsif rising_edge(clk) then
     if en then
        q <= d;
      end if;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopr is -- flip-flop with asynchronous reset
 generic(width: integer);
 port(clk, reset: in STD_LOGIC;
                  in STD_LOGIC_VECTOR(width-1 downto 0);
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopr is
begin
 process(clk, reset) begin
```

```
if reset then q \ll (others => '0');
   elsif rising_edge(clk) then
     q <= d;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is -- two-input multiplexer
 generic(width: integer);
 port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
       s: in STD_LOGIC;
            out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
architecture behave of mux2 is
begin
y \ll d1 when s else d0;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
 port(a, b:
      (a, b: in STD_LOGIC_VECTOR(31 downto 0);
ALUControl: in STD_LOGIC_VECTOR(2 downto 0);
       Result: buffer STD_LOGIC_VECTOR(31 downto 0);
      ALUFlags: out STD_LOGIC_VECTOR(3 downto 0); carry: in STD_LOGIC);
                                                             -- ADC
end;
architecture behave of alu is
                                        STD_LOGIC_VECTOR(31 downto 0);
 signal condinvb:
 signal sum:
                                        STD_LOGIC_VECTOR(32 downto 0);
 signal neg, zero, carryout, overflow: STD_LOGIC;
 signal carryin:
                                        STD_LOGIC;
                                                             -- ADC
begin
 condinvb <= not b when ALUControl(0) else b;</pre>
 sum <= ('0', a) + ('0', condinvb) + carryin;</pre>
                                                            -- ADC
 process(all) begin
   case? ALUControl(1 downto 0) is
     when "0-" \Rightarrow result \leq sum(31 downto 0);
      when "10" => result <= a and b;
     when "11" => result <= a or b;
     when others => result <= (others => '-');
   end case?;
  end process;
         <= Result(31);
 neg
 zero <= '1' when (Result = 0) else '0';</pre>
 carryout <= (not ALUControl(1)) and sum(32);</pre>
  overflow <= (not ALUControl(1)) and</pre>
```

```
; 75834004 STRVC
                      R4, [R3, #0x0004]
; 65834008 STRVS
                      R4, [R3, #0x0008]
ex7.9 memfile.dat
E04F300F
E2833001
E1A03F83
E2834001
E1730004
E2A33005
E1130004
E1A03083
E1A04084
75834004
65834008
```

Exercise 7.10

```
SystemVerilog
```

```
// ex7.10 solutions
//
// single-cycle ARM processor
// additional instructions: EOR, LSR, TEQ, RSB
module testbench();
  logic
              clk;
  logic
              reset;
  logic [31:0] WriteData, DataAdr;
  logic
            MemWrite;
  // instantiate device to be tested
  top dut(clk, reset, WriteData, DataAdr, MemWrite);
  // initialize test
  initial
   begin
     reset <= 1; # 22; reset <= 0;
    end
  // generate clock to sequence tests
  always
   begin
     clk <= 1; # 5; clk <= 0; # 5;
    end
  // check results
  always @(negedge clk)
   begin
      if(MemWrite) begin
        if(DataAdr === 12 & WriteData === 32'h7a) begin
```

```
$display("Simulation succeeded");
         $stop;
       end else if (DataAdr !== 16) begin
         $display("Simulation failed");
         $stop;
       end
     end
   end
endmodule
module top(input logic clk, reset,
          output logic [31:0] WriteData, DataAdr,
          logic [31:0] PC, Instr, ReadData;
 // instantiate processor and memories
 arm arm(clk, reset, PC, Instr, MemWrite, DataAdr,
         WriteData, ReadData);
 imem imem(PC, Instr);
 dmem dmem(clk, MemWrite, DataAdr, WriteData, ReadData);
endmodule
module dmem(input logic clk, we,
           input logic [31:0] a, wd,
           output logic [31:0] rd);
 logic [31:0] RAM[63:0];
 assign rd = RAM[a[31:2]]; // word aligned
 always_ff @(posedge clk)
   if (we) RAM[a[31:2]] \le wd;
endmodule
module imem(input logic [31:0] a,
           output logic [31:0] rd);
 logic [31:0] RAM[63:0];
 initial
     $readmemh("ex7.10_memfile.dat",RAM);
 assign rd = RAM[a[31:2]]; // word aligned
endmodule
                        clk, reset,
module arm(input logic
          output logic [31:0] PC,
          input logic [31:0] Instr,
          output logic
                         MemWrite,
          output logic [31:0] ALUResult, WriteData,
          input logic [31:0] ReadData);
 logic [3:0] ALUFlags;
```

```
logic
              RegWrite,
              ALUSrc, MemtoReg, PCSrc;
 logic [1:0] RegSrc, ImmSrc;
  logic [2:0] ALUControl; // EOR, RSB
              Shift; // LSR
 logic
 controller c(clk, reset, Instr[31:12], ALUFlags,
               RegSrc, RegWrite, ImmSrc,
               ALUSrc, ALUControl,
               MemWrite, MemtoReg, PCSrc,
               Shift); // LSR
 datapath dp(clk, reset,
              RegSrc, RegWrite, ImmSrc,
              ALUSrc, ALUControl,
              MemtoReg, PCSrc,
              ALUFlags, PC, Instr,
              ALUResult, WriteData, ReadData,
              Shift); // LSR
endmodule
module controller(input logic clk, reset,
                  input logic [31:12] Instr, input logic [3:0] ALUFlags,
                  output logic [1:0] RegSrc,
                  output logic
                                   RegWrite,
                  output logic [1:0] ImmSrc,
                  output logic MemWrite, MemtoReg, output logic PCSrc, output logic Shift); // LSR
 logic [1:0] FlagW;
 logic PCS, RegW, MemW;
 logic
            NoWrite; // TEQ
 decoder dec(Instr[27:26], Instr[25:20], Instr[15:12],
              FlagW, PCS, RegW, MemW,
              MemtoReg, ALUSrc, ImmSrc, RegSrc, ALUControl,
              NoWrite, // TEQ
              Shift); // LSR
 condlogic cl(clk, reset, Instr[31:28], ALUFlags,
               FlagW, PCS, RegW, MemW,
               PCSrc, RegWrite, MemWrite,
               NoWrite); // TEQ
endmodule
module decoder (input logic [1:0] Op,
               input logic [5:0] Funct,
               input logic [3:0] Rd,
               output logic [1:0] FlagW,
               output logic PCS, RegW, MemW, output logic MemtoReg, ALUSrc,
               output logic [1:0] ImmSrc, RegSrc,
```

```
output logic [2:0] ALUControl, // EOR, RSB
            output logic NoWrite, // TEQ
            output logic
                             Shift);
                                           // LSR
logic [9:0] controls;
logic
           Branch, ALUOp;
// Main Decoder
always_comb
   case(Op)
                           // Data processing immediate
     2'b00: if (Funct[5]) controls = 10'b0000101001;
                           // Data processing register
                            controls = 10'b0000001001;
            else
                           // LDR
     2'b01: if (Funct[0]) controls = 10'b0001111000;
                           // STR
            else
                           controls = 10'b1001110100;
                           // B
     2'b10:
                          controls = 10'b0110100010;
                           // Unimplemented
                           controls = 10'bx;
     default:
   endcase
assign {RegSrc, ImmSrc, ALUSrc, MemtoReg,
        RegW, MemW, Branch, ALUOp} = controls;
// ALU Decoder
always_comb
  if (ALUOp) begin
                                         // which DP Instr?
    case(Funct[4:1])
                                         // ADD
      4'b0100: begin
                 ALUControl = 3'b000;
                 NoWrite = 1'b0;
                 Shift = 1'b0;
               end
      4'b0010: begin
                                         // SUB
                 ALUControl = 3'b001;
                NoWrite = 1'b0;
                 Shift = 1'b0;
               end
                                         // AND
      4'b0000: begin
                 ALUControl = 3'b010;
                 NoWrite = 1'b0;
                 Shift = 1'b0;
               end
      4'b1100: begin
                                         // OR
                 ALUControl = 3'b011;
                 NoWrite = 1'b0;
                 Shift = 1'b0;
              end
      4'b0001: begin
                                         // EOR
                 ALUControl = 3'b110;
                 NoWrite = 1'b0;
```

```
Shift = 1'b0;
                  end
                                              // TEQ
        4'b1001: begin
                   ALUControl = 3'b110;
                    NoWrite = 1'b1;
                    Shift = 1'b0;
                  end
        4'b1101: begin
                                              // LSR
                   ALUControl = 3'b000;
                    NoWrite = 1'b0;
                    Shift = 1'b1;
                  end
        4'b0011: begin
                                             // RSB
                    ALUControl = 3'b100;
                    NoWrite = 1'b0;
                   Shift = 1'b0;
                  end
        default: begin
                                             // unimplemented
                    ALUControl = 3 \text{'bx};
                    NoWrite = 1'bx;
                    Shift = 1'bx;
                  end
      endcase
      // update flags if S bit is set
      // (C & V only updated for arith instructions)
      FlagW[1] = Funct[0]; // FlagW[1] = S-bit
      // FlagW[0] = S-bit & (ADD | SUB)
      FlagW[0] = Funct[0] &
        (ALUControl[1:0] == 2'b00 | ALUControl[1:0] == 2'b01);
    end else begin
      ALUControl = 3'b000; // add for non-DP instructions
      FlagW = 2'b00; // don't update Flags
    end
  // PC Logic
  assign PCS = ((Rd == 4'b1111) \& RegW) | Branch;
endmodule
module condlogic(input logic clk, reset,
                  input logic [3:0] Cond,
                  input logic [3:0] ALUFlags,
                 input logic [1:0] FlagW,
input logic PCS, RegW, MemW,
output logic PCSrc, RegWrite, MemWrite,
input logic NoWrite); // TEQ
  logic [1:0] FlagWrite;
  logic [3:0] Flags;
  logic CondEx;
```

```
flopenr #(2)flagreg1(clk, reset, FlagWrite[1],
                  ALUFlags[3:2], Flags[3:2]);
 flopenr #(2)flagreg0(clk, reset, FlagWrite[0],
                  ALUFlags[1:0], Flags[1:0]);
 // write controls are conditional
 condcheck cc(Cond, Flags, CondEx);
 assign FlagWrite = FlagW & {2{CondEx}};
 assign RegWrite = RegW & CondEx & ~NoWrite; // TEQ
 assign MemWrite = MemW & CondEx;
 assign PCSrc = PCS & CondEx;
endmodule
module condcheck(input logic [3:0] Cond,
             input logic [3:0] Flags,
              output logic CondEx);
 logic neg, zero, carry, overflow, ge;
 assign {neg, zero, carry, overflow} = Flags;
 assign ge = (neg == overflow);
 always_comb
   case(Cond)
    4'b1001: CondEx = \sim(carry & \simzero); // LS
    endcase
endmodule
input logic RegWrite,
             input logic [1:0] ImmSrc,
             input logic ALUSrc, input logic [2:0] ALUControl,
                                                // EOR, RSB
             output logic [3:0] ALUFlags,
             output logic [31:0] PC,
```

```
input logic [31:0] Instr,
               output logic [31:0] ALUResultOut, WriteData, // LSR
               input logic [31:0] ReadData,
               input logic
                              Shift); // LSR
 logic [31:0] PCNext, PCPlus4, PCPlus8;
 logic [31:0] ExtImm, SrcA, SrcB, Result;
 logic [3:0] RA1, RA2;
 logic [31:0] srcBshifted, ALUResult; // LSR
 // next PC logic
 mux2 #(32) pcmux(PCPlus4, Result, PCSrc, PCNext);
 flopr #(32) pcreg(clk, reset, PCNext, PC);
 adder #(32) pcadd1(PC, 32'b100, PCPlus4);
 adder #(32) pcadd2(PCPlus4, 32'b100, PCPlus8);
 // register file logic
 mux2 #(4) ralmux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
 mux2 #(4) ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
 regfile rf(clk, RegWrite, RA1, RA2,
                Instr[15:12], Result, PCPlus8,
                SrcA, WriteData);
 mux2 #(32) resmux(ALUResultOut, ReadData, MemtoReg, Result);
 extend ext(Instr[23:0], ImmSrc, ExtImm);
 // ALU logic
 shifter sh(WriteData, Instr[11:7], Instr[6:5], srcBshifted); // LSR
 mux2 #(32) srcbmux(srcBshifted, ExtImm, ALUSrc, SrcB); // LSR
 alu alu(SrcA, SrcB, ALUControl,
                 ALUResult, ALUFlags);
 mux2 #(32) aluresultmux(ALUResult, SrcB, Shift, ALUResultOut); // LSR
endmodule
module regfile(input logic
                                 clk,
              input logic
                                 we3,
              input logic [3:0] ral, ra2, wa3,
              input logic [31:0] wd3, r15,
              output logic [31:0] rd1, rd2);
 logic [31:0] rf[14:0];
 // three ported register file
 // read two ports combinationally
 // write third port on rising edge of clock
 // register 15 reads PC+8 instead
 always_ff @(posedge clk)
   if (we3) rf[wa3] \le wd3;
 assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
 assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
endmodule
```

```
module extend(input logic [23:0] Instr,
             input logic [1:0] ImmSrc,
             output logic [31:0] ExtImm);
 always_comb
   case(ImmSrc)
              // 8-bit unsigned immediate
      2'b00: ExtImm = \{24'b0, Instr[7:0]\};
             // 12-bit unsigned immediate
     2'b01: ExtImm = \{20'b0, Instr[11:0]\};
             // 24-bit two's complement shifted branch
     2'b10: ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\};
     default: ExtImm = 32'bx; // undefined
    endcase
endmodule
module adder #(parameter WIDTH=8)
             (input logic [WIDTH-1:0] a, b,
              output logic [WIDTH-1:0] y);
 assign y = a + b;
endmodule
module flopenr #(parameter WIDTH = 8)
               (input logic clk, reset, en,
                input logic [WIDTH-1:0] d,
                output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
    if (reset) q \ll 0;
   else if (en) q <= d;
endmodule
module flopr #(parameter WIDTH = 8)
             (input logic clk, reset,
              input logic [WIDTH-1:0] d,
              output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else
          q <= d;
endmodule
module mux2 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1,
             input logic s,
             output logic [WIDTH-1:0] y);
 assign y = s ? d1 : d0;
endmodule
module alu(input logic [31:0] a, b,
          input logic [2:0] ALUControl, // EOR, RSB
          output logic [31:0] Result,
```

component top

```
output logic [3:0] ALUFlags);
  logic      neg, zero, carry, overflow;
 logic [31:0] condinvb;
 logic [31:0] condinva;
                                                       // RSB
 logic [32:0] sum;
                                                       // RSB
 logic
            carryin;
 assign carryin = ALUControl[2] | ALUControl[0];
                                                     // RSB
 assign condinvb = ALUControl[0] ? ~b : b;
 assign condinva = ALUControl[2] ? ~a : a;
                                                     // RSB
 assign sum = condinva + condinvb + carryin; // RSB
 always_comb
   casex (ALUControl)
     3'b00?: Result = sum;
     3'b010: Result = a & b;
     3'b011: Result = a \mid b;
     3'b110: Result = a ^ b;
     default: Result = 32'bx;
   endcase
 assign overflow = (ALUControl[1] == 1'b0) &
                 \sim (a[31] ^{\circ} b[31] ^{\circ} ALUControl[0]) &
                  (a[31] ^ sum[31]);
 assign ALUFlags = {neg, zero, carry, overflow};
endmodule
// shifter needed for LSR
module shifter(input logic [31:0] a,
              input logic [ 4:0] shamt,
              input logic [1:0] shtype,
              output logic [31:0] y);
 always_comb
   case (shtype)
     2'b01: y = a >> shamt;
     default: y = a;
   endcase
endmodule
VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity testbench is
end;
architecture test of testbench is
```

```
port(clk, reset:
                          in STD_LOGIC;
        WriteData, DatAadr: out STD_LOGIC_VECTOR(31 downto 0);
        MemWrite:
                          out STD LOGIC);
 end component;
 signal WriteData, DataAdr: STD_LOGIC_VECTOR(31 downto 0);
 signal clk, reset, MemWrite: STD_LOGIC;
begin
 -- instantiate device to be tested
 dut: top port map(clk, reset, WriteData, DataAdr, MemWrite);
 -- Generate clock with 10 ns period
 process begin
   clk <= '1';
   wait for 5 ns;
   clk <= '0';
   wait for 5 ns;
 end process;
 -- Generate reset for first two clock cycles
 process begin
   reset <= '1';
   wait for 22 ns;
   reset <= '0';
   wait;
 end process;
 -- check that 122 gets written to address 12
 -- at end of program
 process (clk) begin
   if (clk'event and clk = '0' and MemWrite = '1') then
     if (to_integer(DataAdr) = 12 and
        to integer (WriteData) = 122) then
       report "NO ERRORS: Simulation succeeded" severity failure;
       report "Simulation failed" severity failure;
     end if;
   end if;
 end process;
end:
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity top is -- top-level design for testing
 port(clk, reset: in STD_LOGIC;
      WriteData, DataAdr: buffer STD_LOGIC_VECTOR(31 downto 0);
                 buffer STD_LOGIC);
      MemWrite:
end;
architecture test of top is
 component arm
   Instr:
                         in STD_LOGIC_VECTOR(31 downto 0);
```

```
MemWrite:
                           out STD_LOGIC;
         ALUResult, WriteData: out STD LOGIC VECTOR(31 downto 0);
        ReadData:
                          in STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component imem
   port(a: in STD_LOGIC_VECTOR(31 downto 0);
         rd: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 component dmem
   port(clk, we: in STD_LOGIC;
        a, wd: in STD_LOGIC_VECTOR(31 downto 0);
         rd:
                 out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  signal PC, Instr,
        ReadData: STD_LOGIC_VECTOR(31 downto 0);
begin
 -- instantiate processor and memories
 i_arm: arm port map(clk, reset, PC, Instr, MemWrite, DataAdr,
                       WriteData, ReadData);
 i_imem: imem port map(PC, Instr);
 i_dmem: dmem port map(clk, MemWrite, DataAdr,
                             WriteData, ReadData);
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity dmem is -- data memory
 port(clk, we: in STD_LOGIC;
       a, wd: in STD_LOGIC_VECTOR(31 downto 0);
      rd:
               out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of dmem is
begin
 process is
   type ramtype is array (63 downto 0) of
                    STD_LOGIC_VECTOR(31 downto 0);
   variable mem: ramtype;
 begin -- read or write memory
    loop
      if clk'event and clk = '1' then
         if (we = '1') then
           mem(to_integer(a(7 downto 2))) := wd;
          end if;
     end if;
     rd <= mem(to_integer(a(7 downto 2)));</pre>
     wait on clk, a;
   end loop;
 end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
```

```
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity imem is -- instruction memory
 port(a: in STD_LOGIC_VECTOR(31 downto 0);
      rd: out STD LOGIC VECTOR(31 downto 0));
architecture behave of imem is -- instruction memory
begin
 process is
   file mem_file: TEXT;
    variable L: line;
    variable ch: character;
    variable i, index, result: integer;
    type ramtype is array (63 downto 0) of
                    STD_LOGIC_VECTOR(31 downto 0);
    variable mem: ramtype;
 begin
    -- initialize memory from file
    for i in 0 to 63 loop -- set all contents low
     mem(i) := (others => '0');
    end loop;
    index := 0;
    FILE_OPEN(mem_file, "ex7.10_memfile.dat", READ_MODE);
    while not endfile(mem_file) loop
     readline(mem_file, L);
     result := 0;
      for i in 1 to 8 loop
        read(L, ch);
        if '0' <= ch and ch <= '9' then
           result := character'pos(ch) - character'pos('0');
        elsif 'a' <= ch and ch <= 'f' then
           result := character'pos(ch) - character'pos('a')+10;
        elsif 'A' <= ch and ch <= 'F' then
           result := character'pos(ch) - character'pos('A')+10;
        else report "Format error on line " & integer'image(index)
            severity error;
        mem(index)(35-i*4 downto 32-i*4) :=
         to_std_logic_vector(result, 4);
      end loop;
      index := index + 1;
    end loop;
    -- read memory
     rd <= mem(to_integer(a(7 downto 2)));</pre>
      wait on a;
    end loop;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity arm is -- single cycle processor
 port(clk, reset: in STD_LOGIC;
       PC:
                         out STD_LOGIC_VECTOR(31 downto 0);
```

```
in STD_LOGIC_VECTOR(31 downto 0);
     ALUResult, WriteData: out STD_LOGIC_VECTOR(31 downto 0);
     ReadData: in STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of arm is
 component controller
 end component;
 signal ALUFlags: STD_LOGIC_VECTOR(3 downto 0);
 signal RegWrite, ALUSrc, MemtoReg, PCSrc: STD LOGIC;
 signal RegSrc, ImmSrc: STD_LOGIC_VECTOR(1 downto 0);
 signal ALUControl: STD_LOGIC_VECTOR(2 downto 0); -- EOR, RSB
 signal Shift: STD_LOGIC;
begin
 cont: controller port map(clk, reset, Instr(31 downto 12),
                      ALUFlags, RegSrc, RegWrite, ImmSrc,
                      ALUSrc, ALUControl, MemWrite,
                      MemtoReg, PCSrc,
                      Shift);
                                          -- LSR
 dp: datapath port map(clk, reset, RegSrc, RegWrite, ImmSrc,
                   ALUSrc, ALUControl, MemtoReg, PCSrc,
                   ALUFlags, PC, Instr, ALUResult,
                   WriteData, ReadData,
                   Shift);
                                           -- LSR
```

```
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
  ntity controller is -- single cycle control decoder

port(clk, reset: in STD_LOGIC;

Instr: in STD_LOGIC_VECTOR(31 downto 12);

ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);

RegSrc: out STD_LOGIC_VECTOR(1 downto 0);

RegWrite: out STD_LOGIC;

ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);

ALUSrc: out STD_LOGIC_VECTOR(1 downto 0);

ALUControl: out STD_LOGIC;

MemWrite: out STD_LOGIC;

MemtoReg: out STD_LOGIC;

PCSrc: out STD_LOGIC;

Shift: out STD_LOGIC;

cout STD_LOGIC;

out STD_LOGIC;
entity controller is -- single cycle control decoder
end;
architecture struct of controller is
   component decoder
      port(Op: in STD_LOGIC_VECTOR(1 downto 0);
Funct: in STD_LOGIC_VECTOR(5 downto 0);
Rd: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: out STD_LOGIC_VECTOR(1 downto 0);
                PCS, RegW, MemW: out STD_LOGIC;
                MemtoReg, ALUSrc: out STD_LOGIC;
                ImmSrc, RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
               ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- EOR, RSB NoWrite: out STD_LOGIC; -- TEQ Shift: out STD_LOGIC); -- LSR end
component;
   end component;
   component condlogic
port(clk, reset: in STD_LOGIC;
Cond: in STD_LOGIC_VECTOR(3 downto 0);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: in STD_LOGIC_VECTOR(1 downto 0);
               PCS, RegW, MemW: in STD_LOGIC;
                PCSrc, RegWrite: out STD_LOGIC;
               MemWrite: out STD_LOGIC;
NoWrite: in STD_LOGIC); -- TEQ
   end component;
   signal FlagW: STD_LOGIC_VECTOR(1 downto 0);
   signal PCS, RegW, MemW: STD_LOGIC;
   signal NoWrite: STD_LOGIC; -- TEQ
begin
   dec: decoder port map(Instr(27 downto 26), Instr(25 downto 20),
                                        Instr(15 downto 12), FlagW, PCS,
                                         RegW, MemW, MemtoReg, ALUSrc, ImmSrc,
                                         RegSrc, ALUControl,
                                         NoWrite, -- TEQ
                                         Shift); -- LSR
   cl: condlogic port map(clk, reset, Instr(31 downto 28),
                                            ALUFlags, FlagW, PCS, RegW, MemW,
```

```
PCSrc, RegWrite, MemWrite,
                         NoWrite); -- TEQ
end:
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder is -- main control decoder
                in STD_LOGIC_VECTOR(1 downto 0);
 port(Op:
      Funct:
                       in STD_LOGIC_VECTOR(5 downto 0);
      Rd:
                        in STD_LOGIC_VECTOR(3 downto 0);
                        out STD_LOGIC_VECTOR(1 downto 0);
      FlagW:
      PCS, RegW, MemW: out STD_LOGIC;
      MemtoReg, ALUSrc: out STD_LOGIC;
      end;
architecture behave of decoder is
 signal controls: STD_LOGIC_VECTOR(9 downto 0);
 signal ALUOp, Branch: STD_LOGIC;
                STD LOGIC VECTOR(3 downto 0);
 signal op2:
begin
 op2 \leftarrow (Op, Funct(5), Funct(0));
 process(all) begin -- Main Decoder
   case? (op2) is
     when "000-" \Rightarrow controls \Leftarrow "0000001001";
      when "001-" \Rightarrow controls \Leftarrow "0000101001";
     when "01-0" \Rightarrow controls \Leftarrow "1001110100";
      when "01-1" \Rightarrow controls \Leftarrow "0001111000";
     when "10--" => controls <= "0110100010";
     when others => controls <= "----";
   end case?;
  end process;
  (RegSrc, ImmSrc, ALUSrc, MemtoReg, RegW, MemW,
   Branch, ALUOp) <= controls;</pre>
 process(all) begin -- ALU Decoder
   if (ALUOp) then
      case Funct (4 downto 1) is
        when "0100" => ALUControl <= "000"; -- ADD
                      NoWrite <= '0';
                       Shift <= '0';
        when "0010" => ALUControl <= "001"; -- SUB
                       NoWrite <= '0';
                       Shift <= '0';
        when "0000" => ALUControl <= "010"; -- AND
                       NoWrite <= '0';
                       Shift <= '0';
        when "1100" => ALUControl <= "011"; -- ORR
                      NoWrite <= '0';
                       Shift <= '0';
        when "0001" => ALUControl <= "110"; -- EOR
```

```
NoWrite <= '0';
                        Shift <= '0';
        when "1001" => ALUControl <= "110"; -- TEQ
                       NoWrite <= '1';
                        Shift <= '0';
        when "1101" => ALUControl <= "000"; -- LSR
                        NoWrite <= '0';
                        Shift <= '1';
        when "1011" => ALUControl <= "100"; -- RSB
                        NoWrite <= '0';
                        Shift <= '0';
        when others => ALUControl <= "---"; -- unimplemented
                        NoWrite <= '-';
                        Shift <= '-';
      end case;
      FlagW(1) \le Funct(0);
      FlagW(0) <= Funct(0) and (not ALUControl(1));</pre>
    else
      ALUControl <= "000";
      NoWrite <= '0';
      Shift <= '0';
      FlagW <= "00";
    end if;
  end process;
  PCS <= ((and Rd) and RegW) or Branch;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity condlogic is -- Conditional logic
 port(clk, reset: in STD_LOGIC;
    Cond: in STD_LOGIC_VECTOR(3 downto 0);
    ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
    FlagW: in STD_LOGIC_VECTOR(1 downto 0);
       PCS, RegW, MemW: in STD_LOGIC;
       PCSrc, RegWrite: out STD_LOGIC;
       MemWrite: out STD_LOGIC;
NoWrite: in STD_LOGIC); -- TEQ
end;
architecture behave of condlogic is
  component condcheck
   end component;
  component flopenr generic(width: integer);
    port(clk, reset, en: in STD_LOGIC;
         d: in STD_LOGIC_VECTOR(width-1 downto 0);
                     out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  signal FlagWrite: STD LOGIC VECTOR(1 downto 0);
  signal Flags: STD_LOGIC_VECTOR(3 downto 0);
signal CondEx: STD_LOGIC;
```

```
begin
  flagreg1: flopenr generic map(2)
    port map(clk, reset, FlagWrite(1),
             ALUFlags (3 downto 2), Flags (3 downto 2));
  flagreg0: flopenr generic map(2)
    port map(clk, reset, FlagWrite(0),
              ALUFlags(1 downto 0), Flags(1 downto 0));
  cc: condcheck port map(Cond, Flags, CondEx);
  FlagWrite <= FlagW and (CondEx, CondEx);</pre>
  RegWrite <= RegW and CondEx and (not NoWrite); -- TEQ
  MemWrite <= MemW and CondEx;</pre>
 PCSrc <= PCS and CondEx;</pre>
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity condcheck is
       (Cond: in STD_LOGIC_VECTOR(3 downto 0);
Flags: in STD_LOGIC_VECTOR(3 downto 0);
CondEx: out STD_LOGIC);
  port (Cond:
end;
architecture behave of condcheck is
  signal neg, zero, carry, overflow, ge: STD_LOGIC;
begin
  (neg, zero, carry, overflow) <= Flags;</pre>
  ge <= (neg xnor overflow);</pre>
  process(all) begin -- Condition checking
    case Cond is
      when "0000" \Rightarrow CondEx \iff zero;
      when "0001" => CondEx <= not zero;
      when "0010" \Rightarrow CondEx \Leftarrow carry;
      when "0011" => CondEx <= not carry;
      when "0100" \Rightarrow CondEx \Leftarrow neg;
      when "0101" \Rightarrow CondEx \Leftarrow not neg;
      when "0110" => CondEx <= overflow;
      when "0111" => CondEx <= not overflow;
      when "1000" => CondEx <= carry and (not zero);
      when "1001" => CondEx <= not(carry and (not zero));
      when "1010" \Rightarrow CondEx \Leftarrow ge;
      when "1011" \Rightarrow CondEx \Leftarrow not ge;
      when "1100" => CondEx <= (not zero) and ge;
      when "1101" => CondEx <= not ((not zero) and ge);
      when "1110" => CondEx <= '1';
      when others => CondEx <= '-';
    end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity datapath is
```

```
RegWrite: in STD_LOGIC;
ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
ALUSrc: in STD_LOGIC;
ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- EOR, RSB
MemtoReg: in STD_LOGIC;
PCSrc: in STD_LOGIC;
ALUFlags: out STD_LOGIC_VECTOR(3 downto 0);
PC: buffer STD_LOGIC_VECTOR(31 downto 0);
Instr: in STD_LOGIC_VECTOR(31 downto 0);
ALUResultOut: out STD_LOGIC_VECTOR(31 downto 0);
WriteData: buffer STD_LOGIC_VECTOR(31 downto 0);
ReadData: in STD_LOGIC_VECTOR(31 downto 0);
Shift: in STD_LOGIC_VECTOR(31 downto 0);
end;
architecture struct of datapath is
  component alu
     port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
           ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- EOR, RSB
           Result: buffer STD_LOGIC_VECTOR(31 downto 0);
           ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
  end component;
  component regfile
    ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
           wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component adder
     port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
           y: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component extend
     port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
           ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
           ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component flopr generic(width: integer);
     port(clk, reset: in STD LOGIC;
           d: in STD_LOGIC_VECTOR(width-1 downto 0);
q: out STD_LOGIC_VECTOR(width-1 downto 0);
                         out STD_LOGIC_VECTOR(width-1 downto 0));
           q:
  end component;
  component mux2 generic(width: integer);
     port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
           s: in STD_LOGIC;
y: out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
  component shifter -- LSL
     port(a: in STD_LOGIC_VECTOR(31 downto 0);
           shamt: in STD_LOGIC_VECTOR(4 downto 0);
           shtype: in STD_LOGIC_VECTOR(1 downto 0);
           y: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
```

```
signal PCNext, PCPlus4, PCPlus8: STD_LOGIC_VECTOR(31 downto 0);
 signal ExtImm, Result: STD_LOGIC_VECTOR(31 downto 0);
signal SrcA, SrcB: STD_LOGIC_VECTOR(31 downto 0);
signal RA1, RA2: STD_LOGIC_VECTOR(3 downto 0);
  signal srcBshifted, ALUResult: STD_LOGIC_VECTOR(31 downto 0); -- LSR
begin
  -- next PC logic
  pcmux: mux2 generic map(32)
              port map(PCPlus4, Result, PCSrc, PCNext);
  pcreq: flopr generic map(32) port map(clk, reset, PCNext, PC);
  pcadd1: adder port map(PC, X"00000004", PCPlus4);
  pcadd2: adder port map(PCPlus4, X"00000004", PCPlus8);
  -- register file logic
  ralmux: mux2 generic map (4)
    port map(Instr(19 downto 16), "1111", RegSrc(0), RA1);
  ra2mux: mux2 generic map (4) port map(Instr(3 downto 0),
             Instr(15 downto 12), RegSrc(1), RA2);
  rf: regfile port map(clk, RegWrite, RA1, RA2,
                       Instr(15 downto 12), Result,
                       PCPlus8, SrcA, WriteData);
  resmux: mux2 generic map(32)
    port map(ALUResultOut, ReadData, MemtoReg, Result); -- LSR
  ext: extend port map(Instr(23 downto 0), ImmSrc, ExtImm);
  -- ALU logic
  sh: shifter port map(WriteData, Instr(11 downto 7), Instr(6 downto 5),
srcBshifted);
  srcbmux: mux2 generic map(32)
    port map(srcBshifted, ExtImm, ALUSrc, SrcB); -- LSR
  i_alu: alu port map(SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
  aluresultmux: mux2 generic map(32)
    port map(ALUResult, SrcB, Shift, ALUResultOut); -- LSR
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity regfile is -- three-port register file
 ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
       wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of regfile is
  type ramtype is array (31 downto 0) of
    STD_LOGIC_VECTOR(31 downto 0);
  signal mem: ramtype;
begin
  process(clk) begin
    if rising_edge(clk) then
       if we3 = '1' then mem(to_integer(wa3)) <= wd3;</pre>
```

```
end if;
    end if;
 end process;
 process(all) begin
    if (to_integer(ra1) = 15) then rd1 <= r15;</pre>
    else rd1 <= mem(to_integer(ra1));</pre>
    end if;
    if (to_integer(ra2) = 15) then rd2 <= r15;
    else rd2 <= mem(to_integer(ra2));</pre>
    end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity adder is -- adder
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
           out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of adder is
begin
 y \ll a + b;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity extend is
 port(Instr: in STD LOGIC VECTOR(23 downto 0);
       ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
       ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of extend is
begin
 process(all) begin
    case ImmSrc is
      when "00" \Rightarrow ExtImm \iff (X"000000", Instr(7 downto 0));
      when "01"
                  => ExtImm <= (X"00000", Instr(11 downto 0));
      when "10" \Rightarrow ExtImm \Leftarrow (Instr(23), Instr(23), Instr(23),
        Instr(23), Instr(23), Instr(23), Instr(23 downto 0), "00");
      when others => ExtImm <= X"----";
    end case;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopenr is -- flip-flop with enable and asynchronous reset
 generic(width: integer);
 port(clk, reset, en: in STD_LOGIC;
       d:
                  in STD_LOGIC_VECTOR(width-1 downto 0);
                   out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopenr is
```

```
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
    elsif rising_edge(clk) then
      if en then
        q \ll d;
      end if;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopr is -- flip-flop with asynchronous reset
 generic(width: integer);
 port(clk, reset: in STD_LOGIC;
                  in STD LOGIC VECTOR (width-1 downto 0);
       q:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture asynchronous of flopr is
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
    elsif rising_edge(clk) then
      q <= d;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is -- two-input multiplexer
 generic(width: integer);
 port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
       s: in STD_LOGIC;
              out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
architecture behave of mux2 is
begin
 y \ll d1 when s else d0;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
      (a, b: in STD_LOGIC_VECTOR(31 downto 0);
ALUControl: in STD_LOGIC_VECTOR(2 downto 0);
 port(a, b:
                                                            -- EOR, RSB
       Result: buffer STD_LOGIC_VECTOR(31 downto 0);
       ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture behave of alu is
 signal neg, zero, carry, overflow: STD_LOGIC;
```

```
SUB R3, PC, PC
                            ; R3 = 0
 ADD R4, R3, #0x7A
ADD R5, R3, #0x6C
                            ; R4 = 0x7A
                           ; R5 = 0x6C
                           ; R6 = R4 ^ R5 = 0x16
 EOR R6, R4, R5
 LSR R6, R6, #2
TEQ R4, R6
                           ; R6 = R6 >> 2 = 5
                           ; set flags according to 0x7a ^ 5: NZCV = 0000
 STREQ R4, [R6, #3]
                           ; mem[8]<=0x7A if Z=1: shouldn't happen
                            ; set flags according to 5 ^ 5: NZCV = 0100
 TEO R6, R6
                           ; mem[12] \le 0x7A if Z=1: should happen
 STREQ R4, [R6, #7]
; E04F300F SUB R3,PC,PC
                   R4,R3,#0x0000007A
; E283407A ADD
; E283506C ADD
                   R5,R3,#0x0000006C
; E0246005 EOR
                   R6,R4,R5
; E1A06126 MOV
                   R6,R6,LSR #2
; E1340006 TEQ
                   R4,R6
; 05864003 STREQ R4,[R6,#0x0003]
                    R6,R6
; E1360006 TEQ
; 05864007 STREQ R4, [R6, #0x0007]
```

ex7.9 memfile.dat

E04F300F E283407A E283506C E0246005 E1A06126 E1340006 05864003 E1360006 05864007

Exercise 7.11

- (a) STR: it stores the value in the register specified by bits 3:0 (Rm) instead of bits 15:12 (Rd).
- (b) LDR, STR: the memory always reads the value at the address specified by the PC, instead of a data memory address.
- (c) All instructions. PC+4 is never written to the PC register.

Exercise 7.12

- (a) ADD, SUB, AND, ORR with register Src2: the second source is the value in the register specified by bits 15:12 (Rm) instead of bits 3:0 (Rd).
- (b) All instructions. PC is not connected to the memory address port, so instructions are never fetched from memory.
- (c) All instructions. PC is updated with bogus values.


Exercise 7.13


(a) ASR

ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	$ALUControl_{1:0}$	FlagW _{1:0}	Shift
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1101	0	ASR	XX	00	1
		1	ASR	XX	10	1

Datapath






(b) TST

ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{1:0}	FlagW _{1:0}	NoWrite
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1000	1	TST	10	10	1

Control




(c) SBC


ALU

ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{2:0}	FlagW _{1:0}
0	Χ	Χ	Not DP	0 00	00
1	0100	0	ADD	0 00	00
		1			11
	0010	0	SUB	0 01	00
		1			11
	0000	0	AND	0 10	00
		1			10
	1100	0	ORR	0 11	00
		1			10
	0110	0	SBC	101	00
		1			11

Datapath






(d) ROR

ALU Decoder truth table

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{1:0}	FlagW _{1:0}	Shift
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0
	1100	0	ORR	11	00	0
		1			10	0
	1101	0	ROR	XX	00	1
		1		XX	10	1


Datapath



Exercise 7.14

(a) BL

Datapath




Instr Decoder logic for RegSrc_{1:0} and ImmSrc_{1:0}

Instruction	Ор	Funct ₅	Funct ₄	Funct ₀	RegSrc _{2:0}	ImmSrc _{1:0}
LDR	01	Х	Х	1	X0	01
STR	01	Х	Х	0	10	01
DP imm	00	1	Х	Х	X0	00
DP reg	00	0	Х	Х	00	00
В	10	Х	0	Х	X1	10
BL	10	X	1	X	X1	10


FSM

332




State Datapath μOp Instr ←Mem[PC]; PC ← PC+4 Fetch Decode $ALUOut \leftarrow PC+4$ $\mathsf{ALUOut} \leftarrow \mathsf{Rn} + \mathsf{Imm}$ MemAdr MemRead $\mathsf{Data} \leftarrow \mathsf{Mem}[\mathsf{ALUOut}]$ MemWB $Rd \leftarrow Data$ $\text{Mem[ALUOut]} \leftarrow \text{Rd}$ MemWrite ALUOut ← Rn op Rm ALUOut ← Rn op Imm ExecuteR Executel $\mathsf{Rd} \leftarrow \mathsf{ALUOut}$ ALUWB Branch PC ← R15 + offset PC ← R15 + offset, LR ← PC+4 BL

(b) LDR (with addition or subtraction of imm12)



FSM

335



S. Harris and D.M. Harris, DDCA: ARM® Edition

State Datapath µOp

Instr ←Mem[PC]; PC ← PC+4 Fetch

 $\mathsf{ALUOut} \leftarrow \mathsf{PC+4}$ Decode MemAdrAddALUOut \leftarrow Rn + Imm $MemAdrSubALUOut \leftarrow Rn - Imm$ MemRead Data ← Mem[ALUOut] $Rd \leftarrow Data$ MemWB MemWrite Mem[ALUOut] ← Rd ALUOut ← Rn op Rm ExecuteR ALUOut ← Rn op Imm

Executel $Rd \leftarrow ALUOut$ ALUWB PC ← R15 + offset Branch


ALU Decoder truth table

ALUOp _{1:0}	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	$ALUControl_{1:0}$	FlagW _{1:0}
00	Χ	Χ	Not DP: add	00	00
01	X	X	Not DP: sub	01	00
10	0100	0	ADD	00	00
		1			11
	0010	0	SUB	01	00


	1			11
0000	0	AND	10	00
	1			10
1100	0	ORR	11	00
	1			10

(c) LDRB (with positive immediate offset only)

Datapath




FSM



(d) BIC

ALU



Control Unit

(c) Conditional Logic


ALU Decoder truth table

(b) Decoder


ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{2:0}	FlagW _{1:0}
0	Χ	Χ	Not DP	000	00
1	0100	0	ADD	000	00
		1			11
	0010	0	SUB	1 01	00
		1			11
	0000	0	AND	010	00
		1			10
	1100	0	ORR	011	00
		1			10
	1110	0	BIC	110	00
		1		110	10

Exercise 7.15

Yes, it is possible to add this instruction without modifying the register file. First we show the modifications to the datapath.



Because two different registers will be written (first Rd with the loaded value, then Rn with Rn + Src2), the select signal for the A3 multiplexer (WriteReg) must be an output of the FSM. Here are the control unit schematic and the Main FSM state transition diagram.




State Datapath µOp Instr ←Mem[PC]; PC ← PC+4 Fetch ALUOut ← PC+4 Decode MemAdr $ALUOut \leftarrow Rn + Imm$ $MemAdrPostIndex \quad ALUOut \leftarrow Rn$ $\mathsf{Data} \leftarrow \mathsf{Mem}[\mathsf{ALUOut}]$ MemRead MemWB $Rd \leftarrow Data$ BaseRegWB Rn ← Rn + Rm MemWrite $Mem[ALUOut] \leftarrow Rd$ ExecuteR $ALUOut \leftarrow Rn op Rm$ $\mathsf{ALUOut} \leftarrow \mathsf{Rn} \; \mathsf{op} \; \mathsf{Imm}$ Executel **ALUWB** $Rd \leftarrow ALUOut \\$ PC ← R15 + offset Branch

Now we modify the **Instr Decoder** logic for RegSrc_{1:0} and ImmSrc_{1:0} (similar to Table 7.6 in the text).


Instruction	Ор	Funct _{5:0}	RegSrc _{1:0}	ImmSrc _{1:0}
LDR	01	011001	X0	01
(offset indexing, imm offset)				
LDR	01	1010X1	00	XX
(post-indexing, reg offset)				
STR	01	XXXXXX	10	01
DP imm	00	1XXXXX	X0	00
DP reg	00	0XXXXX	00	00
В	10	XXXXXX	X1	10

Exercise 7.16

Yes, it is possible to add this instruction without modifying the register file. First we show the modifications to the datapath.



Because two different registers will be written (first Rd with the loaded value, then Rn with Rn + Src2), the select signal for the A3 multiplexer (WriteReg) must be an output of the FSM. Here are the control unit schematic and the Main FSM state transition diagram.



Instr ←Mem[PC]; PC ← PC+4 Fetch Decode ALUOut ← PC+4 MemAdr ALUOut ← Rn + Imm $\begin{tabular}{ll} MemRead & Data \leftarrow Mem[ALUOut] \end{tabular}$ MemWB $Rd \leftarrow Data$ BaseRegWB Rn ← Rn + Rm Mem[ALUOut] ← Rd MemWrite ALUOut ← Rn op Rm ExecuteR Executel ALUOut ← Rn op Imm ALUWB $Rd \leftarrow ALUOut \\$ Branch PC ← R15 + offset

Datapath µOp

State

Now we modify the **Instr Decoder** logic for RegSrc_{1:0} and ImmSrc_{1:0} (similar to Table 7.6 in the text).

Instruction	Ор	Funct _{5:0}	RegSrc _{1:0}	ImmSrc _{1:0}
LDR	01	011001	X0	01
(offset indexing, imm offset)				
LDR	01	111011	00	XX
(pre-indexing, reg offset)				
STR	01	XXXXXX	10	01
DP imm	00	1XXXXX	X0	00
DP reg	00	0XXXXX	00	00
В	10	XXXXXX	X1	10

Exercise 7.17

From Equation 7.4, $T_{c2} = t_{pcq} + 2t_{mux} + max[t_{ALU} + t_{mux}, t_{mem}] + t_{setup}$ She should choose to decrease the delay of the memory. $t_{mem} = (200/2) \text{ ps} = 100 \text{ ps}$

With this new memory delay, the ALU is on the critical path instead of the memory.

$$T_{c2}$$
 = [40 + 2(25) + max[120 +25, 100] + 50] ps
= [40 + 2(25) + 145 + 50] ps
= **285** ps

Exercise 7.18

The ALU is not on the critical path, so decreasing its delay does not affect performance. Thus, the results are the same as Example 7.6

$$T_{c2}$$
 = **340 ps** T_{c2} = (100 × 10⁹ instructions)(4.12 cycles/instruction) (340 × 10⁻¹² s/cycle) = **140 seconds**

Exercise 7.19

She should choose the memory. The new delay should be 145 ps. Making it less than that does not improve performance.

$$t_{mem} = 15 \text{ ps}$$


With this new memory delay, the ALU is on the critical path instead of the memory.

$$T_{c2}$$
 = [40 + 2(25) + max[120 +25, 145] + 50] ps
= [40 + 2(25) + 145 + 50] ps


= 285 ps


Exercise 7.20

Datapath



Control





State Datapath µOp Fetch Instr ←Mem[PC]; PC ← PC+4 Read SrcA (Rn) from RF DecodeA ALUOut ← PC+4 Read SrcB (Rm) from RF DecodeB ALUOut \leftarrow PC+4 MemAdr $ALUOut \leftarrow Rn + Imm$ MemRead $\mathsf{Data} \leftarrow \mathsf{Mem}[\mathsf{ALUOut}]$ MemWB Rd ← Data $Mem[ALUOut] \leftarrow Rd$ MemWrite ALUOut ← Rn op Rm ExecuteR Executel ALUOut ← Rn op Imm ALUWB $Rd \leftarrow ALUOut$ ReadPC+8 Read R15 (PC+8) into A register

Branch PC ← R15 + offset

Exercise 7.21

Yes, Alyssa should switch to the slower but lower power register file for her multicycle processor design.

Doubling the delay of the register file does not put it on the critical path. The setup time constraint affected by the register file delay (i.e., between the instruction register and the A and B registers) is:

$$T_c = t_{pcq} + t_{mux} + t_{RFread} + t_{setup}$$

= $(40 + 25 + 200 + 50) \text{ ps} =$ **315 ps**

This is still less than the 340 ps of the critical path (see Example 7.6), so increasing the delay of the register file does not affect the cycle time.

Exercise 7.22

The CPI is not affected by changes in component delays, so it is the same as was calculated in Example 7.5: CPI = **4.12**.

Exercise 7.23

The program executes 2 data-processing instructions before the loop. It executes the entire loop 5 times and then executes the CMP and BEQ only on the sixth iteration, for a total of: 2 DP instructions + 5 (2 DP + 2 Branch) + (1 DP + 1 B) = 13 DP + 11 B. Each data-processing instruction takes 4 cycles and each branch instruction takes 3 cycles, so the total number of cycles required to execute the program is:

$$13(4) + 11(3) = 85$$
 cycles

Exercise 7.24

The program executes 3 data-processing instructions before the loop. It executes the entire loop 10 times and then executes the CMP and BEQ only on the eleventh iteration, for a total of: 3 DP instructions + 10 (3 DP + 2 Branch) + (1 DP + 1 B) = 34 DP + 21 B. Each data-processing instruction takes 4 cycles and each branch instruction takes 3 cycles, so the total number of cycles required to execute the program is:

$$34(4) + 21(3) = 199$$
 cycles

Exercise 7.25

```
SystemVerilog
// ARM multicycle processor
module testbench();
  logic
              clk;
  logic
              reset;
  logic [31:0] WriteData, DataAdr;
  logic
             MemWrite;
  // instantiate device to be tested
  top dut(clk, reset, WriteData, DataAdr, MemWrite);
  // initialize test
  initial
   begin
     reset <= 1; # 22; reset <= 0;
    end
  // generate clock to sequence tests
  always
   begin
     clk <= 1; # 5; clk <= 0; # 5;
  // check results
  always @(negedge clk)
    begin
      if(MemWrite) begin
        if(DataAdr === 100 & WriteData === 7) begin
          $display("Simulation succeeded");
          $stop;
        end else if (DataAdr !== 96) begin
          $display("Simulation failed");
          $stop;
        end
      end
    end
endmodule
module top(input logic clk, reset,
           output logic [31:0] WriteData, Adr,
           output logic
                        MemWrite);
  logic [31:0] ReadData;
  // instantiate processor and shared memory
  arm arm(clk, reset, MemWrite, Adr,
         WriteData, ReadData);
```

mem mem(clk, MemWrite, Adr, WriteData, ReadData);

```
endmodule
module mem(input logic clk, we,
           input logic [31:0] a, wd,
           output logic [31:0] rd);
  logic [31:0] RAM[63:0];
  initial
      $readmemh("memfile.dat", RAM);
  assign rd = RAM[a[31:2]]; // word aligned
  always_ff @(posedge clk)
    if (we) RAM[a[31:2]] \le wd;
endmodule
output logic [31:0] Adr, WriteData,
           input logic [31:0] ReadData);
  logic [31:0] Instr;
  logic [3:0] ALUFlags;
  logic [1:0] RegSrc, ALUSrcB, ImmSrc, ALUControl, ResultSrc;
  controller c(clk, reset, Instr[31:12], ALUFlags,
              PCWrite, MemWrite, RegWrite, IRWrite,
              AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
              ImmSrc, ALUControl);
  datapath dp(clk, reset, Adr, WriteData, ReadData, Instr, ALUFlags,
              PCWrite, RegWrite, IRWrite,
             AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
              ImmSrc, ALUControl);
endmodule
module controller(input logic clk, input logic reset,
                  input logic [31:12] Instr,
                 input logic [3:0] ALUFlags,
                 output logic PCWrite,
output logic MemWrite,
output logic RegWrite,
output logic IRWrite,
output logic AdrSrc,
                 output logic [1:0] RegSrc,
                 output logic ALUSrcA,
                 output logic [1:0] ALUSrcB,
                 output logic [1:0] ResultSrc,
                 output logic [1:0] ImmSrc,
                  output logic [1:0] ALUControl);
```

```
logic [1:0] FlagW;
            PCS, NextPC, RegW, MemW;
  logic
  decoder dec(clk, reset, Instr[27:26], Instr[25:20], Instr[15:12],
             FlagW, PCS, NextPC, RegW, MemW,
             IRWrite, AdrSrc, ResultSrc,
             ALUSrcA, ALUSrcB, ImmSrc, RegSrc, ALUControl);
  condlogic cl(clk, reset, Instr[31:28], ALUFlags,
               FlagW, PCS, NextPC, RegW, MemW,
               PCWrite, RegWrite, MemWrite);
endmodule
module decoder(input logic clk, reset,
               input logic [1:0] Op,
input logic [5:0] Funct,
               input logic [3:0] Rd,
               output logic [1:0] FlagW,
               output logic PCS, NextPC, RegW, MemW, output logic IRWrite, AdrSrc,
                output logic [1:0] ResultSrc,
                output logic ALUSrcA,
               output logic [1:0] ALUSrcB, ImmSrc, RegSrc, ALUControl);
  logic
               Branch, ALUOp;
  // Main FSM
  mainfsm fsm(clk, reset, Op, Funct,
              IRWrite, AdrSrc,
              ALUSrcA, ALUSrcB, ResultSrc,
              NextPC, RegW, MemW, Branch, ALUOp);
  always_comb
    if (ALUOp) begin
                                      // which Data-processing Instr?
      case(Funct[4:1])
            4'b0100: ALUControl = 2'b00; // ADD
            4'b0010: ALUControl = 2'b01; // SUB
            4'b0000: ALUControl = 2'b10; // AND
            4'b1100: ALUControl = 2'b11; // ORR
            default: ALUControl = 2'bx; // unimplemented
      endcase
      FlagW[1] = Funct[0]; // update N & Z flags if S bit is set FlagW[0] = Funct[0] & (ALUControl == 2 \cdot b00 \mid ALUControl ==
2'b01);
    end else begin
      ALUControl = 2'b00; // add for non data-processing instructions
      FlagW = 2'b00; // don't update Flags
    end
  // PC Logic
  assign PCS = ((Rd == 4'b1111) \& RegW) | Branch;
  // Instr Decoder
  assign ImmSrc = Op;
  assign RegSrc[0] = (Op == 2'b10); // read PC on Branch
```

```
assign RegSrc[1] = (Op == 2'b01); // read Rd on STR
endmodule
                 (input logic clk, input logic reset,
module mainfsm(input logic
                 input logic [1:0] Op,
input logic [5:0] Funct,
                 output logic IRWrite,
output logic AdrSrc, ALUSrcA,
output logic [1:0] ALUSrcB, ResultSrc,
                 output logic NextPC, RegW, MemW, Branch, ALUOp);
  typedef enum logic [3:0] {FETCH, DECODE, MEMADR, MEMRD, MEMWB,
                                MEMWR, EXECUTER, EXECUTEI, ALUWB, BRANCH,
                                UNKNOWN }
statetype;
  statetype state, nextstate;
  logic [11:0] controls;
  // state register
  always @(posedge clk or posedge reset)
    if (reset) state <= FETCH;</pre>
    else state <= nextstate;</pre>
  // next state logic
  always_comb
    case(state)
                              nextstate = DECODE;
      FETCH:
      DECODE: case(Op)
                  2'b00:
                    if (Funct[5]) nextstate = EXECUTEI;
                  else nextstate = EXECUTEI;

2'b01: nextstate = MEMADR;

2'b10: nextstate = BRANCH;

default: nextstate = UNKNOWN;

ndcase
                endcase
                           nextstate = ALUWB;
      EXECUTER:
      EXECUTEI:
                                    nextstate = ALUWB;
      MEMADR:
        else
                                    nextstate = MEMWR;
                                 nextstate = MEMWB;
nextstate = FETCH;
      MEMRD:
      default:
    endcase
  // state-dependent output logic
  always_comb
    case(state)
      FETCH: controls = 12'b10001_010_1100;

DECODE: controls = 12'b00000_010_1100;
      EXECUTER: controls = 12'b00000 000 0001;
      EXECUTEI: controls = 12'b00000_000_0011;
ALUWB: controls = 12'b00010_000_0000;
```

```
MEMADR: controls = 12'b00000_000_0010;
     MEMWR: controls = 12'b00000_00000;

MEMRD: controls = 12'b00000_100_0000;

MEMWB: controls = 12'b00000_100_0000;

BRANCH: controls = 12'b01000_010_0010;

default: controls = 12'bxxxxx_xxx_xxx;
    endcase
 assign {NextPC, Branch, MemW, RegW, IRWrite,
          AdrSrc, ResultSrc,
          ALUSrcA, ALUSrcB, ALUOp} = controls;
endmodule
module condlogic(input logic clk, reset,
                 input logic [3:0] Cond,
                 input logic [3:0] ALUFlags,
                 input logic [1:0] FlagW,
                 logic [1:0] FlagWrite;
 logic [3:0] Flags;
 logic CondEx, CondExDelayed;
 flopenr #(2)flagreg1(clk, reset, FlagWrite[1], ALUFlags[3:2],
Flags[3:2]);
 flopenr #(2)flagreq0(clk, reset, FlagWrite[0], ALUFlags[1:0],
Flags[1:0]);
 // write controls are conditional
 condcheck cc(Cond, Flags, CondEx);
 flopr #(1)condreg(clk, reset, CondEx, CondExDelayed);
 assign FlagWrite = FlagW & {2{CondEx}};
 assign RegWrite = RegW & CondExDelayed;
 assign MemWrite = MemW & CondExDelayed;
  assign PCWrite = (PCS & CondExDelayed) | NextPC;
endmodule
module condcheck(input logic [3:0] Cond,
                 input logic [3:0] Flags,
                 output logic
                                 CondEx);
 logic neg, zero, carry, overflow, ge;
  assign {neg, zero, carry, overflow} = Flags;
  assign ge = (neg == overflow);
 always_comb
    case (Cond)
```

```
4'b0101: CondEx = ~neg;
4'b0110: CondEx = overflow;
4'b0111: CondEx = ~overflow;
                                       // PL
                                        // VS
     4'b1001: CondEx = \sim(carry & \simzero); // LS
     4'b1101: CondEx = ~(~zero & ge);  // LE

4'b1110: CondEx = 1'b1;  // Always

default: CondEx = 1'bx;  // undefined
   endcase
endmodule
module datapath(input logic clk, reset,
               output logic [31:0] Adr, WriteData,
               input logic [31:0] ReadData,
               output logic [31:0] Instr,
               output logic [3:0] ALUFlags,
               input logic [1:0] RegSrc,
               input logic ALUSrcA,
               input logic [1:0] ALUSrcB, ResultSrc,
               input logic [1:0] ImmSrc, ALUControl);
 logic [31:0] PCNext, PC;
 logic [31:0] ExtImm, SrcA, SrcB, Result;
 logic [31:0] Data, RD1, RD2, A, ALUResult, ALUOut;
 logic [3:0] RA1, RA2;
 // next PC logic
 flopenr #(32) pcreg(clk, reset, PCWrite, Result, PC);
 // memory logic
 mux2 #(32) adrmux(PC, ALUOut, AdrSrc, Adr);
 flopenr #(32) ir(clk, reset, IRWrite, ReadData, Instr);
 flopr #(32) datareg(clk, reset, ReadData, Data);
 // register file logic
 mux2 #(4) ralmux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
 mux2 #(4) ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
 regfile rf(clk, RegWrite, RA1, RA2,
                Instr[15:12], Result, Result,
                RD1, RD2);
 flopr #(32) srcareg(clk, reset, RD1, A);
 flopr #(32) wdreg(clk, reset, RD2, WriteData);
 extend ext(Instr[23:0], ImmSrc, ExtImm);
 // ALU logic
 mux2 #(32) srcamux(A, PC, ALUSrcA, SrcA);
 mux3 #(32) srcbmux(WriteData, ExtImm, 32'd4, ALUSrcB, SrcB);
 alu (SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
```

```
flopr #(32) aluoutreg(clk, reset, ALUResult, ALUOut);
 mux3 #(32) resmux(ALUOut, Data, ALUResult, ResultSrc, Result);
endmodule
module regfile(input logic
                                   clk,
               input logic
                                   we3,
              input logic [3:0] ra1, ra2, wa3,
              input logic [31:0] wd3, r15,
              output logic [31:0] rd1, rd2);
 logic [31:0] rf[14:0];
 // three ported register file
 // read two ports combinationally
 // write third port on rising edge of clock
 // register 15 reads PC+8 instead
 always_ff @(posedge clk)
   if (we3) rf[wa3] \le wd3;
 assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
 assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
endmodule
module extend(input logic [23:0] Instr,
              input logic [1:0] ImmSrc,
              output logic [31:0] ExtImm);
 always_comb
   case(ImmSrc)
              // 8-bit unsigned immediate
              ExtImm = \{24'b0, Instr[7:0]\};
      2'b00:
              // 12-bit unsigned immediate
              ExtImm = \{20'b0, Instr[11:0]\};
      2'b01:
              // 24-bit two's complement shifted branch
      2'b10: ExtImm = {{6{Instr[23]}}, Instr[23:0], 2'b00};
     default: ExtImm = 32'bx; // undefined
    endcase
endmodule
module adder #(parameter WIDTH=8)
              (input logic [WIDTH-1:0] a, b,
              output logic [WIDTH-1:0] y);
  assign y = a + b;
endmodule
module flopenr #(parameter WIDTH = 8)
                (input logic
                                        clk, reset, en,
                input logic [WIDTH-1:0] d,
                 output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
```

```
else if (en) q \ll d;
endmodule
module flopr #(parameter WIDTH = 8)
             (input logic clk, reset,
              input logic [WIDTH-1:0] d,
              output logic [WIDTH-1:0] q);
 always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else
          q <= d;
endmodule
module mux2 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1,
             input logic
             output logic [WIDTH-1:0] y);
 assign y = s ? d1 : d0;
endmodule
module mux3 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1, d2,
             input logic [1:0]
             output logic [WIDTH-1:0] y);
 assign y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module alu(input logic [31:0] a, b,
          input logic [1:0] ALUControl,
          output logic [31:0] Result,
          output logic [3:0] ALUFlags);
 logic neg, zero, carry, overflow;
 logic [31:0] condinvb;
 logic [32:0] sum;
 assign condinvb = ALUControl[0] ? ~b : b;
 assign sum = a + condinvb + ALUControl[0];
 always_comb
   casex (ALUControl[1:0])
     2'b0?: Result = sum;
     2'b10: Result = a & b;
     2'b11: Result = a | b;
   endcase
 assign overflow = (ALUControl[1] == 1'b0) & \sim (a[31] ^ b[31] ^
                     ALUControl[0]) & (a[31] ^ sum[31]);
 assign ALUFlags = {neg, zero, carry, overflow};
```

endmodule

```
VHDL
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity testbench is
end;
architecture test of testbench is
 component top
   end component;
 signal WriteData, DataAdr: STD_LOGIC_VECTOR(31 downto 0);
 signal clk, reset, MemWrite: STD_LOGIC;
begin
 -- instantiate device to be tested
 dut: top port map(clk, reset, WriteData, DataAdr, MemWrite);
 -- Generate clock with 10 ns period
 process begin
   clk <= '1';
   wait for 5 ns;
   clk <= '0';
   wait for 5 ns;
 end process;
 -- Generate reset for first two clock cycles
 process begin
   reset <= '1';
   wait for 22 ns;
   reset <= '0';
   wait;
 end process;
 -- check that 7 gets written to address 84
 -- at end of program
 process (clk) begin
   if (clk'event and clk = '0' and MemWrite = '1') then
     if (to_integer(DataAdr) = 100 and
         to_integer(WriteData) = 7) then
       report "NO ERRORS: Simulation succeeded" severity failure;
     elsif (DataAdr /= 96) then
       report "Simulation failed" severity failure;
     end if;
   end if;
 end process;
end;
library IEEE;
```

```
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity top is -- top-level design for testing
 end;
architecture test of top is
 component arm
   end component;
 component mem
   port(clk, we: in STD LOGIC;
        a, wd: in STD_LOGIC_VECTOR(31 downto 0);
                out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 signal ReadData: STD_LOGIC_VECTOR(31 downto 0);
begin
 -- instantiate processor and memories
 i_arm: arm port map(clk, reset, MemWrite, Adr,
                  WriteData, ReadData);
 i_mem: mem port map(clk, MemWrite, Adr,
                    WriteData, ReadData);
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity mem is -- memory
 port(clk, we: in STD_LOGIC;
      a, wd: in STD_LOGIC_VECTOR(31 downto 0);
rd: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of mem is -- instruction and data memory
begin
 process is
   file mem_file: TEXT;
   variable L: line;
   variable ch: character;
   variable i, index, result: integer;
   type ramtype is array (63 downto 0) of
                  STD_LOGIC_VECTOR(31 downto 0);
   variable ram: ramtype;
 begin
   -- initialize memory from file
   for i in 0 to 63 loop -- set all contents low
     ram(i) := (others => '0');
   end loop;
   index := 0;
```

```
FILE_OPEN(mem_file, "memfile.dat", READ_MODE);
     while not endfile (mem file) loop
       readline (mem file, L);
       result := 0;
       for i in 1 to 8 loop
          read(L, ch);
          if '0' <= ch and ch <= '9' then
               result := character'pos(ch) - character'pos('0');
          elsif 'a' <= ch and ch <= 'f' then
             result := character'pos(ch) - character'pos('a')+10;
          elsif 'A' <= ch and ch <= 'F' then
             result := character'pos(ch) - character'pos('A')+10;
          else report "Format error on line " & integer'image(index)
                severity error;
          end if;
          ram(index)(35-i*4 downto 32-i*4) :=
            to_std_logic_vector(result, 4);
       end loop;
       index := index + 1;
     end loop;
  -- read or write memory
       if clk'event and clk = '1' then
            if (we = '1') then
              ram(to_integer(a(7 downto 2))) := wd;
            end if;
       end if;
       rd <= ram(to_integer(a(7 downto 2)));</pre>
       wait on clk, a;
    end loop;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity arm is -- multicycle processor
 port(clk, reset: in STD_LOGIC;

MemWrite: out STD_LOGIC;

Adr, WriteData: out STD_LOGIC_VECTOR(31 downto 0);

ReadData: in STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of arm is
  component controller
    port(clk, reset: in STD_LOGIC;
Instr: in STD_LOGIC_VECTOR(31 downto 12);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
PCWrite: out STD_LOGIC;
MemWrite: out STD_LOGIC;
RegWrite: out STD_LOGIC;
IRWrite: out STD_LOGIC;
AdrSrc: out STD_LOGIC;
```

```
RegSrc:
                                 out STD_LOGIC_VECTOR(1 downto 0);
          ALUSrcA: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(1 downto 0));
 end component;
  end component;
  signal Instr: STD_LOGIC_VECTOR(31 downto 0);
  signal ALUFlags: STD_LOGIC_VECTOR(3 downto 0);
  signal PCWrite, RegWrite, IRWrite: STD_LOGIC;
  signal AdrSrc, ALUSrcA: STD_LOGIC;
  signal RegSrc, ALUSrcB: STD_LOGIC_VECTOR(1 downto 0);
  signal ImmSrc, ALUControl, ResultSrc: STD_LOGIC_VECTOR(1 downto 0);
begin
  cont: controller port map(clk, reset, Instr(31 downto 12),
                                  ALUFlags, PCWrite, MemWrite, RegWrite,
                                  IRWrite, AdrSrc, RegSrc, ALUSrcA,
                                  ALUSrcB, ResultSrc, ImmSrc, ALUControl);
  dp: datapath port map(clk, reset, Adr, WriteData, ReadData,
                             Instr, ALUFlags,
                             PCWrite, RegWrite, IRWrite,
                             AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
                             ImmSrc, ALUControl);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity controller is -- single cycle control decoder
 port(clk, reset: in STD_LOGIC;
Instr: in STD_LOGIC_VECTOR(31 downto 12);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
PCWrite: out STD_LOGIC;
MemWrite: out STD_LOGIC;
RegWrite: out STD_LOGIC;
```

```
end;
architecture struct of controller is
  component decoder
   IRWrite, AdrSrc: out STD_LOGIC;
         ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcA: out STD_LOGIC;
ALUSrcB, ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
         end component;
 end component;

component condlogic

port(clk, reset: in STD_LOGIC;

Cond: in STD_LOGIC_VECTOR(3 downto 0);

ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);

FlagW: in STD_LOGIC_VECTOR(1 downto 0);

PCS, NextPC: in STD_LOGIC;

RegW, MemW: in STD_LOGIC;
          PCWrite, RegWrite: out STD_LOGIC;
          MemWrite: out STD_LOGIC);
  end component;
  signal FlagW: STD_LOGIC_VECTOR(1 downto 0);
  signal PCS, NextPC, RegW, MemW: STD_LOGIC;
  dec: decoder port map(clk, reset, Instr(27 downto 26), Instr(25 downto
20),
                          Instr(15 downto 12), FlagW, PCS,
                          NextPC, RegW, MemW,
                          IRWrite, AdrSrc, ResultSrc,
                          ALUSrcA, ALUSrcB, ImmSrc, RegSrc, ALUControl);
  cl: condlogic port map(clk, reset, Instr(31 downto 28),
                            ALUFlags, FlagW, PCS, NextPC, RegW, MemW,
                            PCWrite, RegWrite, MemWrite);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder is -- main control decoder
  port(clk, reset: in STD_LOGIC;
    Op: in STD_LOGIC_VECTOR(1 downto 0);
    Funct: in STD_LOGIC_VECTOR(5 downto 0);
```

```
Rd:
                            in STD_LOGIC_VECTOR(3 downto 0);
        FlagW:
                            out STD_LOGIC_VECTOR(1 downto 0);
        PCS, NextPC: out STD_LOGIC; RegW, MemW: out STD_LOGIC;
        IRWrite, AdrSrc: out STD_LOGIC;
        ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcA: out STD_LOGIC;
        ALUSrcB, ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
        RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(1 downto 0));
end;
architecture behave of decoder is
  component mainfsm
    port(clk, reset: in STD_LOGIC;
          Op: in STD_LOGIC_VECTOR(1 downto 0);
Funct: in STD_LOGIC_VECTOR(5 downto 0);
IRWrite: out STD_LOGIC;
          AdrSrc, ALUSrcA: out STD_LOGIC;
          ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
NextPC, RegW: out STD_LOGIC;
MemW, Branch: out STD_LOGIC;
ALUOp: out STD_LOGIC);
    end component;
  signal Branch, ALUOp: STD_LOGIC;
begin
  -- Main FSM
  fsm: mainfsm port map(clk, reset, Op, Funct,
                            IRWrite, AdrSrc,
                            ALUSrcA, ALUSrcB, ResultSrc,
                            NextPC, RegW, MemW, Branch, ALUOp);
  process(all) begin -- ALU Decoder
    if (ALUOp) then
       case Funct (4 downto 1) is
         when "0100" => ALUControl <= "00"; -- ADD
         when "0010" => ALUControl <= "01"; -- SUB
         when "0000" => ALUControl <= "10"; -- AND
         when "1100" => ALUControl <= "11"; -- ORR
         when others => ALUControl <= "--"; -- unimplemented
       end case;
       FlagW(1) \le Funct(0);
       FlagW(0) <= Funct(0) and (not ALUControl(1));</pre>
    else
       ALUControl <= "00";
       FlagW <= "00";
    end if;
  end process;
  -- PC Logic
  PCS <= ((and Rd) and RegW) or Branch;
  -- Instr Decoder
```

```
ImmSrc <= Op;</pre>
  RegSrc(0) \le '1' when (Op = 2B"10") else '0';
  RegSrc(1) \le '1' when (Op = 2B"01") else '0';
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mainfsm is
 port(clk, reset: in STD_LOGIC;
       Op: in STD_LOGIC_VECTOR(1 downto 0);
Funct: in STD_LOGIC_VECTOR(5 downto 0);
IRWrite: out STD_LOGIC;
        AdrSrc, ALUSrcA: out STD_LOGIC;
       Adrsrc, ALUSICA: out SID_LOGIC;
ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
NextPC, RegW: out STD_LOGIC;
MemW, Branch: out STD_LOGIC;
ALUOp: out STD_LOGIC);
end;
architecture synth of mainfsm is
  type statetype is (FETCH, DECODE, MEMADR, MEMRD, MEMWB, MEMWR,
                        EXECUTER, EXECUTEI, ALUWB, BR, UNKNOWN);
  signal state, nextstate: statetype;
  signal controls: STD_LOGIC_VECTOR(11 downto 0);
begin
  --state register
  process(clk, reset) begin
    if reset then state <= FETCH;
    elsif rising_edge(clk) then
      state <= nextstate;</pre>
    end if;
  end process;
  -- next state logic
  process(all) begin
    case state is
                         nextstate <= DECODE;
      when FETCH =>
      when DECODE =>
         case Op is
           when "00" => nextstate <= ExecuteI when (Funct(5) = '1')
           when "01" => nextstate <= MEMADR;
when "10" => nextstate <= BR;
when others => nextstate <= UNKNOWN;</pre>
                                  else EXECUTER;
         end case;
      end case;
  end process;
```

```
-- state-dependent output logic
  process(all) begin
    case state is
      when FETCH => controls <= 12B"10001011100"; when DECODE => controls <= 12B"000000101100";
      when EXECUTER => controls <= 12B"00000000001";
      when EXECUTEI => controls <= 12B"00000000011";
      when ALUWB => controls <= 12B"000100000000";
     end case;
  end process;
  (NextPC, Branch, MemW, RegW, IRWrite,
   AdrSrc, ResultSrc,
   ALUSrcA, ALUSrcB, ALUOp) <= controls;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity condlogic is -- Conditional logic
   port(clk, reset: in STD_LOGIC;
Cond: in STD_LOGIC_VECTOR(3 downto 0);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: in STD_LOGIC_VECTOR(1 downto 0);
PCS, NextPC: in STD_LOGIC;
RegW, MemW: in STD_LOGIC;
         PCWrite, RegWrite: out STD_LOGIC;
         MemWrite: out STD LOGIC);
end;
architecture behave of condlogic is
  component condcheck
    in STD LOGIC VECTOR(3 downto 0);
         Flags:
         CondEx:
                         out STD LOGIC);
  end component;
  component flopenr generic(width: integer);
    port(clk, reset, en: in STD_LOGIC;
         d: in STD_LOGIC_VECTOR(width-1 downto 0);
                      out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  component flopr generic(width: integer);
    port(clk, reset: in STD_LOGIC;
         d: in STD_LOGIC_VECTOR(width-1 downto 0);
                     out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  signal FlagWrite: STD_LOGIC_VECTOR(1 downto 0);
signal Flags: STD_LOGIC_VECTOR(3 downto 0);
```

```
signal CondEx:
                       STD_LOGIC_VECTOR(0 downto 0);
  signal CondExDelayed: STD LOGIC VECTOR(0 downto 0);
begin
  flagreq1: flopenr generic map(2)
    port map(clk, reset, FlagWrite(1),
             ALUFlags(3 downto 2), Flags(3 downto 2));
  flagreg0: flopenr generic map(2)
    port map(clk, reset, FlagWrite(0),
             ALUFlags(1 downto 0), Flags(1 downto 0));
  cc: condcheck port map(Cond, Flags, CondEx(0));
  condreg: flopr generic map(1)
    port map(clk, reset, CondEx, CondExDelayed);
  FlagWrite <= FlagW and (CondEx(0), CondEx(0));</pre>
  RegWrite <= RegW and CondExDelayed(0);</pre>
  MemWrite <= MemW and CondExDelayed(0);</pre>
  PCWrite <= (PCS and CondExDelayed(0)) or NextPC;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity condcheck is
 port(Cond: in STD_LOGIC_VECTOR(3 downto 0);
       Flags: in STD_LOGIC_VECTOR(3 downto 0);
CondEx: out STD_LOGIC);
       Flags:
end;
architecture behave of condcheck is
  signal neg, zero, carry, overflow, ge: STD_LOGIC;
begin
  (neg, zero, carry, overflow) <= Flags;</pre>
  ge <= (neg xnor overflow);</pre>
  process(all) begin -- Condition checking
    case Cond is
      when "0000" \Rightarrow CondEx \Leftarrow zero;
      when "0001" => CondEx <= not zero;
      when "0010" \Rightarrow CondEx \Leftarrow carry;
      when "0011" => CondEx <= not carry;
      when "0100" \Rightarrow CondEx \iff neg;
      when "0101" \Rightarrow CondEx \Leftarrow not neg;
      when "0110" => CondEx <= overflow;
      when "0111" => CondEx <= not overflow;
      when "1000" => CondEx <= carry and (not zero);
      when "1001" => CondEx <= not(carry and (not zero));
      when "1010" \Rightarrow CondEx \iff ge;
      when "1011" => CondEx <= not ge;
      when "1100" => CondEx <= (not zero) and ge;
      when "1101" => CondEx <= not ((not zero) and ge);
      when "1110" => CondEx <= '1';
      when others => CondEx <= '-';
    end case;
  end process;
end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
  ntity datapath is

port(clk, reset: in STD_LOGIC;
   Adr: out STD_LOGIC_VECTOR(31 downto 0);
   WriteData: out STD_LOGIC_VECTOR(31 downto 0);
   ReadData: in STD_LOGIC_VECTOR(31 downto 0);
   Instr: out STD_LOGIC_VECTOR(31 downto 0);
   ALUFlags: out STD_LOGIC_VECTOR(31 downto 0);
   PCWrite: in STD_LOGIC_VECTOR(3 downto 0);
   PCWrite: in STD_LOGIC;
   RegWrite: in STD_LOGIC;
   RegSrc: in STD_LOGIC;
   AdrSrc: in STD_LOGIC;
   RegSrc: in STD_LOGIC_VECTOR(1 downto 0);
   ALUSrcA: in STD_LOGIC_VECTOR(1 downto 0);
   ALUSrcB: in STD_LOGIC_VECTOR(1 downto 0);
   ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
   ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
   ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
   ALUControl: in STD_LOGIC_VECTOR(1 downto 0));

nd;
entity datapath is
end;
architecture struct of datapath is
   component alu
      port(a, b:
                              in STD LOGIC VECTOR(31 downto 0);
              ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
              Result: buffer STD_LOGIC_VECTOR(31 downto 0);
             ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
   end component;
   component regfile
     ra1, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
             wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
   component adder
      port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
              y: out STD_LOGIC_VECTOR(31 downto 0));
   end component;
   component extend
      port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
              ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
              ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
   end component;
   component flopenr generic(width: integer);
      port(clk, reset, en: in STD_LOGIC;
             d:
                               in STD_LOGIC_VECTOR(width-1 downto 0);
              q:
                               out STD_LOGIC_VECTOR(width-1 downto 0));
   end component;
   component flopr generic(width: integer);
      port(clk, reset: in STD_LOGIC;
             d:
                              in STD LOGIC VECTOR(width-1 downto 0);
                               out STD_LOGIC_VECTOR(width-1 downto 0));
   end component;
```

```
component mux2 generic(width: integer);
    port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
                in STD_LOGIC;
         s:
                 out STD LOGIC VECTOR(width-1 downto 0));
         у:
  end component;
  component mux3 generic(width: integer);
    port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                     in STD_LOGIC_VECTOR(1 downto 0);
                     out STD_LOGIC_VECTOR(width-1 downto 0));
         у:
  end component; signal PCNext, PC: STD_LOGIC_VECTOR(31 downto 0);
 signal ExtImm, SrcA, SrcB: STD_LOGIC_VECTOR(31 downto 0);
  signal Result:
                                  STD_LOGIC_VECTOR(31 downto 0);
 signal Data, RD1, RD2, A: STD_LOGIC_VECTOR(31 downto 0); signal ALUResult, ALUOut: STD_LOGIC_VECTOR(31 downto 0);
 signal RA1, RA2:
                                   STD_LOGIC_VECTOR(3 downto 0);
begin
 -- next PC logic
 pcreq: flopenr generic map(32)
   port map(clk, reset, PCWrite, Result, PC);
  -- memory logic
  adrmux: mux2 generic map(32)
    port map(PC, ALUOut, AdrSrc, Adr);
  ir: flopenr generic map(32)
    port map(clk, reset, IRWrite, ReadData, Instr);
 datareg: flopr generic map(32)
    port map(clk, reset, ReadData, Data);
  -- register file logic
  ralmux: mux2 generic map (4)
    port map(Instr(19 downto 16), "1111", RegSrc(0), RA1);
 ra2mux: mux2 generic map (4) port map(Instr(3 downto 0),
             Instr(15 downto 12), RegSrc(1), RA2);
 rf: regfile port map(clk, RegWrite, RA1, RA2,
                      Instr(15 downto 12), Result, Result,
                      RD1, RD2);
 srcareg: flopr generic map(32)
    port map(clk, reset, RD1, A);
 wdreq: flopr generic map(32)
   port map(clk, reset, RD2, WriteData);
  ext: extend port map(Instr(23 downto 0), ImmSrc, ExtImm);
  -- ALU logic
  srcamux: mux2 generic map(32)
    port map(A, PC, ALUSrcA, SrcA);
  srcbmux: mux3 generic map(32)
   port map(WriteData, ExtImm, 32D"4", ALUSrcB, SrcB);
  i_alu: alu port map(SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
  aluoutreg: flopr generic map(32)
    port map(clk, reset, ALUResult, ALUOut);
 resmux: mux3 generic map(32)
    port map(ALUOut, Data, ALUResult, ResultSrc, Result);
end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity regfile is -- three-port register file
                     in STD LOGIC;
 port(clk:
                     in STD_LOGIC;
       we3:
       ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
       wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
       rd1, rd2:
                    out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of regfile is
 type ramtype is array (31 downto 0) of
    STD_LOGIC_VECTOR(31 downto 0);
  signal mem: ramtype;
begin
 process(clk) begin
    if rising_edge(clk) then
       if we3 = '1' then mem(to_integer(wa3)) <= wd3;</pre>
       end if;
    end if;
 end process;
 process(all) begin
    if (to_integer(ra1) = 15) then rd1 <= r15;</pre>
    else rd1 <= mem(to_integer(ra1));</pre>
    end if;
    if (to_integer(ra2) = 15) then rd2 <= r15;</pre>
    else rd2 <= mem(to_integer(ra2));</pre>
    end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC STD UNSIGNED.all;
entity adder is -- adder
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of adder is
begin
 y \ll a + b;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity extend is
 port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
       ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
       ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of extend is
 process(all) begin
   case ImmSrc is
```

```
when "00" \Rightarrow ExtImm \iff (X"000000", Instr(7 downto 0));
      when "01" => ExtImm <= (X"00000", Instr(11 downto 0));</pre>
      when "10" \Rightarrow ExtImm \Leftarrow (Instr(23), Instr(23), Instr(23),
        Instr(23), Instr(23), Instr(23), Instr(23 downto 0), "00");
      when others => ExtImm <= X"----";
    end case;
 end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity flopenr is -- flip-flop with enable and asynchronous reset
 generic(width: integer);
 port(clk, reset, en: in STD_LOGIC;
                   in STD_LOGIC_VECTOR(width-1 downto 0);
       d:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopenr is
begin
 process(clk, reset) begin
    if reset then q <= (others => '0');
    elsif rising_edge(clk) then
     if en then
       q <= d;
     end if;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopr is -- flip-flop with asynchronous reset
 generic(width: integer);
 port(clk, reset: in STD_LOGIC;
           in STD_LOGIC_VECTOR(width-1 downto 0);
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopr is
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
    elsif rising_edge(clk) then
     q <= d;
    end if;
 end process;
end:
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is -- two-input multiplexer
 generic(width: integer);
 port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
           in STD_LOGIC;
       s:
              out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
```

```
architecture behave of mux2 is
begin
 y \ll d1 when s else d0;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux3 is -- three-input multiplexer
 generic(width: integer);
 port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
       s:
                  in STD_LOGIC_VECTOR(1 downto 0);
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
architecture behave of mux3 is
begin
 process(all) begin
   case s is
     when "00" => y <= d0;
     when "01" => y <= d1;
when "10" => y <= d2;
     when others => y <= d0;
   end case;
 end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
                 in STD_LOGIC_VECTOR(31 downto 0);
 port(a, b:
       ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
       Result: buffer STD_LOGIC_VECTOR(31 downto 0);
      ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture behave of alu is
 signal condinvb: STD LOGIC VECTOR(31 downto 0);
 signal sum: STD_LOGIC_VECTOR(32 downto 0);
 signal neg, zero, carry, overflow: STD_LOGIC;
 condinvb <= not b when ALUControl(0) else b;</pre>
 sum <= ('0', a) + ('0', condinvb) + ALUControl(0);</pre>
 process(all) begin
    case? ALUControl(1 downto 0) is
     when "0-" \Rightarrow result \leq sum(31 downto 0);
     when "10" => result <= a and b;
     when "11" => result <= a or b;
     when others => result <= (others => '-');
    end case?;
  end process;
```

```
neg      <= Result(31);
zero      <= '1' when (Result = 0) else '0';
carry      <= (not ALUControl(1)) and sum(32);</pre>
  overflow <= (not ALUControl(1)) and</pre>
                 (not (a(31) \times b(31) \times a ALUControl(0))) and
                 (a(31) xor sum(31));
                 <= (neg, zero, carry, overflow);
end;
Test ARM assembly code
// If successful, it should write the value 7 to address 100
```

```
MAIN SUB RO, R15, R15 ; R0 = 0

ADD R2, RO, #5 ; R2 = 5

ADD R3, RO, #12 ; R3 = 12

SUB R7, R3, #9 ; R7 = 3

ORR R4, R7, R2 ; R4 = 3 OR 5 = 7

AND R5, R3, R4 ; R5 = 12 AND 7 = 4

ADD R5, R5, R4 ; R5 = 4 + 7 = 11

SUBS R8, R5, R7 ; R8 <= 11 - 3 = 8, set Flags

BEQ END ; shouldn't be taken

SUBS R8, R3, R4 ; R8 = 12 - 7 = 5

BGE AROUND ; should be skipped

AROUND
  AROUND
                             SUBS R8, R7, R2 ; R8 = 3 - 5 = -2, set Flags
ADDLT R7, R5, #1 ; R7 = 11 + 1 = 12
SUB R7, R7, R2 ; R7 = 12 - 5 = 7
STR R7, [R3, #84] ; mem[12+84] = 7
LDR R2, [R0, #96] ; R2 = mem[96] = 7
ADD R15, R15, R0 ; PC <- PC + 8 (skips next)
ADD R2, R0, #14 ; shouldn't happen
B END ; always taken
                            B END ; always taken

ADD R2, R0, #13 ; shouldn't happen

ADD R2, R0, #10 ; shouldn't happen

STR R2, [R0, #100] ; mem[100] = 7
  END
```

memfile.dat

E04F000F E2802005 E280300C E2437009 E1874002 E0035004 E0855004 E0558007 0A0000C E0538004 AA000000 E2805000 E0578002 B2857001

```
E0477002
E5837054
E5902060
E08FF000
E280200E
EA000001
E280200D
E280200A
E5802064
```

Exercise 7.26

SystemVerilog

```
// Added instructions:
// BL, LDR, LDRB, BIC
module testbench();
  logic
               clk;
  logic
               reset;
  logic [31:0] WriteData, DataAdr;
  logic
              MemWrite;
  // instantiate device to be tested
  top dut(clk, reset, WriteData, DataAdr, MemWrite);
  // initialize test
  initial
    begin
     reset <= 1; # 22; reset <= 0;
    end
  // generate clock to sequence tests
  always
    begin
      clk <= 1; # 5; clk <= 0; # 5;
    end
  // check results
  always @(negedge clk)
      if(MemWrite) begin
        if(DataAdr === 208 & WriteData === 57) begin
          $display("Simulation succeeded");
          $stop;
        end else if (DataAdr !== 200) begin
          $display("Simulation failed");
          $stop;
        end
      end
    end
endmodule
```

```
module top(input logic clk, reset,
          output logic [31:0] WriteData, Adr,
          output logic MemWrite);
 logic [31:0] ReadData;
 // instantiate processor and shared memory
 arm arm(clk, reset, MemWrite, Adr,
        WriteData, ReadData);
 mem mem(clk, MemWrite, Adr, WriteData, ReadData);
endmodule
module mem(input logic clk, we,
          input logic [31:0] a, wd,
          output logic [31:0] rd);
 logic [31:0] RAM[63:0];
 initial
     $readmemh("ex7.26 memfile.dat",RAM);
 assign rd = RAM[a[31:2]]; // word aligned
 always_ff @(posedge clk)
   if (we) RAM[a[31:2]] \le wd;
endmodule
output logic [31:0] Adr, WriteData,
          input logic [31:0] ReadData);
 logic [31:0] Instr;
 logic [3:0] ALUFlags;
 logic [1:0] ALUSrcB, ImmSrc, ResultSrc;
 logic [2:0] ALUControl; // BIC
 logic [2:0] RegSrc; // BL
logic LDRB; // LDRB
 controller c(clk, reset, Instr[31:12], ALUFlags,
             PCWrite, MemWrite, RegWrite, IRWrite,
             AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
             ImmSrc, ALUControl, LDRB);
 datapath dp(clk, reset, Adr, WriteData, ReadData, Instr, ALUFlags,
             PCWrite, RegWrite, IRWrite,
             AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
             ImmSrc, ALUControl, LDRB);
endmodule
module controller(input logic clk,
```

```
input logic
                                           reset,
                    input logic [31:12] Instr,
input logic [3:0] ALUFlags,
                    output logic PCWrite,
output logic MemWrite,
output logic RegWrite,
output logic IRWrite,
output logic AdrSrc,
                    output logic [2:0] RegSrc,
output logic ALUSrcA,
output logic [1:0] ALUSrcB,
                                                       // BL
                    output logic [1:0] ResultSrc,
                    output logic [1:0] ImmSrc,
output logic [2:0] ALUControl, // BIC
                    output logic LDRB); // LDRB
  logic [1:0] FlagW;
              PCS, NextPC, RegW, MemW;
  logic
  decoder dec(clk, reset, Instr[27:26], Instr[25:20], Instr[15:12],
               FlagW, PCS, NextPC, RegW, MemW,
               IRWrite, AdrSrc, ResultSrc,
              ALUSTCA, ALUSTCB, ImmSrc, RegSrc, ALUControl,
              LDRB); // LDRB
  condlogic cl(clk, reset, Instr[31:28], ALUFlags,
                 FlagW, PCS, NextPC, RegW, MemW,
                 PCWrite, RegWrite, MemWrite);
endmodule
module decoder(input logic clk, reset,
                 input logic [1:0] Op,
                 input logic [5:0] Funct,
                 input logic [3:0] Rd,
                 output logic [1:0] FlagW,
                 output logic PCS, NextPC, RegW, MemW, output logic IRWrite, AdrSrc,
                 output logic [1:0] ResultSrc,
                 output logic ALUSrcA,
                 output logic [1:0] ALUSrcB, ImmSrc,
                 output logic [2:0] RegSrc, // BL
output logic [2:0] ALUControl, // BIC
                 output logic
                                   LDRB);
                                                          // LDRB
                Branch;
  logic
  logic [1:0] ALUOp; // LDR (with +- imm12)
  // Main FSM
  mainfsm fsm(clk, reset, Op, Funct,
                IRWrite, AdrSrc,
                ALUSrcA, ALUSrcB, ResultSrc,
                NextPC, RegW, MemW, Branch, ALUOp,
                LDRB); // LDRB
  always_comb
    case (ALUOp)
```

```
2'b00:
                                  // not DP: add
        begin
          ALUControl = 3'b000; // add
          FlagW = 2'b00;
                                  // don't update Flags
        end
      2'b01:
                                  // not DP: subtract
        begin
         ALUControl = 3'b101; // subtract
         FlagW = 2'b00;
                                  // don't update Flags
      2'b10:
                                  // which Data-processing Instr?
        begin
          case(Funct[4:1])
            4'b0100: ALUControl = 3'b000; // ADD
            4'b0010: ALUControl = 3'b101; // SUB
            4'b0000: ALUControl = 3'b010; // AND
            4'b1100: ALUControl = 3'b011; // ORR
            4'b1110: ALUControl = 3'b110; // BIC
           default: ALUControl = 3'bx; // unimplemented
          endcase
                      = Funct[0]; // update N & Z flags if S bit is set
= Funct[0] &
          FlagW[1]
FlagW[0]
                          (ALUControl == 3'b000 | ALUControl == 3'b101);
        end
      default:
        begin
         ALUControl = 3'bx;
         FlagW = 2'bx;
        end
    endcase
  // PC Logic
  assign PCS = ((Rd == 4'b1111) \& RegW) | Branch;
  // Instr Decoder
  assign ImmSrc = Op;
  assign RegSrc[0] = (Op == 2'b10); // read PC on Branch
  assign RegSrc[1] = (Op == 2'b01); // read Rd on STR
  // write PC+4 to LR on BL
  assign RegSrc[2] = ((Op == 2'b10) & (Funct[4] == 1));
endmodule
module mainfsm(input logic
                                    clk,
               input logic
                                     reset,
               input logic [1:0] Op,
               input logic [5:0] Funct,
               output logic IRWrite,
output logic AdrSrc, ALUSrcA,
output logic [1:0] ALUSrcB, ResultSrc,
output logic NextPC, RegW, MemW, Branch,
               output logic [1:0] ALUOp, // LDR (with +- imm12)
               output logic LDRB); // LDRB
```

```
typedef enum logic [3:0] {FETCH, DECODE, MEMRD, MEMWB,
                         MEMWR, EXECUTER, EXECUTEI, ALUWB, BRANCH,
                         BL,
                                              // BL
                         MEMADRADD, MEMADRSUB, // LDR +- imm12
                         MEMREADBYTE,
                                               // LDRB
                         UNKNOWN }
statetype;
 statetype state, nextstate;
 logic [13:0] controls; // LDRB, LDR +- imm12
 // state register
 always @(posedge clk or posedge reset)
   if (reset) state <= FETCH;</pre>
   else state <= nextstate;</pre>
 // next state logic
 always_comb
   case(state)
     FETCH:
                              nextstate = DECODE;
     DECODE: case(Op)
              2'b00:
                else
                                 nextstate = EXECUTER;
              2'b01:
                2'b10:
              if (Funct[4]) nextstate = BL;
else nextstate = BRANCH;
default: nextstate = UNKNOWN
                                                      //BL
                                nextstate = UNKNOWN;
            endcase
     EXECUTER:
                                 nextstate = ALUWB;
     EXECUTEI:
                                 nextstate = ALUWB;
     MEMADRADD:
                                                      //LDR +- imm12
       else if (Funct[0]&~Funct[2]) nextstate = MEMRD;
       else
                                 nextstate = MEMWR;
                                                      //LDR +- imm12
     MEMADRSUB:
       else if (Funct[0]&~Funct[2]) nextstate = MEMRD;
       else
                                  nextstate = MEMWR;
     MEMRD:
                                 nextstate = MEMWB;
     MEMREADBYTE:
                                 nextstate = MEMWB;
     default:
                                 nextstate = FETCH;
   endcase
 // state-dependent output logic
 always_comb
   case(state)
    FETCH: controls = 14'b10001_010_11000_0;

DECODE: controls = 14'b00000_010_11000_0;

EXECUTER: controls = 14'b00000_000_00010_0;
```

```
EXECUTEI: controls = 14'b00000_000_00110_0;
      EXECUTEI: controls = 14'b00000_000_00;
ALUWB: controls = 14'b00010_000_00000_0;
MEMWR: controls = 14'b00100_100_00000_0;
MEMRD: controls = 14'b00000_100_00000_0;
MEMWB: controls = 14'b00010_010_00000_0;
BRANCH: controls = 14'b01000_010_00100_0;
BL: controls = 14'b01010_010_00100_0; // BL
MEMADRADD: controls = 14'b00000_000_00100_0; // LDR +- imm12
MEMADRSUB: controls = 14'b00000_0000_1: // LDRB
       MEMREADBYTE: controls = 14'b00000_100_00000_1; // LDRB
       default: controls = 14'bxxxxx_xxx_xxxx_x;
    endcase
  assign {NextPC, Branch, MemW, RegW, IRWrite,
           AdrSrc, ResultSrc,
           ALUSTCA, ALUSTCB, ALUOP,
           LDRB} = controls;
endmodule
module condlogic(input logic clk, reset,
                     input logic [3:0] Cond,
                    input logic [3:0] ALUFlags, input logic [1:0] FlagW,
                    logic [1:0] FlagWrite;
  logic [3:0] Flags;
  logic
            CondEx, CondExDelayed;
  flopenr #(2)flagreg1(clk, reset, FlagWrite[1], ALUFlags[3:2],
Flags[3:2]);
  flopenr #(2)flagreq0(clk, reset, FlagWrite[0], ALUFlags[1:0],
Flags[1:0]);
  // write controls are conditional
  condcheck cc(Cond, Flags, CondEx);
  flopr #(1)condreg(clk, reset, CondEx, CondExDelayed);
  assign FlagWrite = FlagW & {2{CondEx}};
  assign RegWrite = RegW & CondExDelayed;
  assign MemWrite = MemW & CondExDelayed;
  assign PCWrite = (PCS & CondExDelayed) | NextPC;
endmodule
module condcheck(input logic [3:0] Cond,
                    input logic [3:0] Flags,
                    output logic CondEx);
  logic neg, zero, carry, overflow, ge;
  assign {neg, zero, carry, overflow} = Flags;
  assign ge = (neg == overflow);
  always_comb
```

```
case(Cond)
     4'b1001: CondEx = \sim(carry & \simzero); // LS
     endcase
endmodule
module datapath(input logic clk, reset,
              output logic [31:0] Adr, WriteData,
              input logic [31:0] ReadData,
              output logic [31:0] Instr,
              output logic [3:0] ALUFlags,
              input logic PCWrite, RegWrite, input logic IRWrite, input logic AdrSrc,
              input logic [2:0] RegSrc, // BL input logic ALUSrcA, input logic [1:0] ALUSrcB, ResultSrc,
              input logic [1:0] ImmSrc,
              input logic [2:0] ALUControl, // BIC
              input logic LDRB); // LDRB
 logic [31:0] PCNext, PC;
 logic [31:0] ExtImm, SrcA, SrcB, Result;
 logic [31:0] Data, RD1, RD2, A, ALUResult, ALUOut;
 logic [3:0] RA1, RA2;
 logic [31:0] MemData, DataByteExt; // LDRB
 // next PC logic
 flopenr #(32) pcreg(clk, reset, PCWrite, Result, PC);
 // memory logic
 mux2 #(32) adrmux(PC, ALUOut, AdrSrc, Adr);
 flopenr #(32) ir(clk, reset, IRWrite, ReadData, Instr);
 // LDRB
 mux4 #(8) ldrbmux(ReadData[7:0], ReadData[15:8], ReadData[23:16],
                      ReadData[31:24], Adr[1:0], DataByte);
 zeroextend ze(DataByte, DataByteExt);
```

```
mux2
         #(32)
                  datamux(ReadData, DataByteExt, LDRB, MemData);
  flopr #(32) datareg(clk, reset, MemData, Data);
  // register file logic
  mux2 #(4) ralmux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
  mux2 #(4) ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
mux2 #(4) ra3mux(Instr[15:12], 4'b1110, RegSrc[2], RA3); // BL
  mux2 #(32) rwd3mux(Result, PC, RegSrc[2], WD3);
  regfile rf(clk, RegWrite, RA1, RA2,
                 RA3, WD3, Result,
                                                              // BL
                 RD1, RD2);
  flopr #(32) srcareg(clk, reset, RD1, A);
  flopr #(32) wdreg(clk, reset, RD2, WriteData);
  extend ext(Instr[23:0], ImmSrc, ExtImm);
  // ALU logic
  mux2 #(32) srcamux(A, PC, ALUSrcA, SrcA);
  mux3 #(32) srcbmux(WriteData, ExtImm, 32'd4, ALUSrcB, SrcB);
  alu (SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
  flopr #(32) aluoutreg(clk, reset, ALUResult, ALUOut);
  mux3 #(32) resmux(ALUOut, Data, ALUResult, ResultSrc, Result);
endmodule
module regfile(input logic input logic
                                  clk,
                                   we3,
               input logic [3:0] ra1, ra2, wa3,
               input logic [31:0] wd3, r15,
               output logic [31:0] rd1, rd2);
  logic [31:0] rf[14:0];
  // three ported register file
  // read two ports combinationally
  // write third port on rising edge of clock
  // register 15 reads PC+8 instead
  always_ff @(posedge clk)
   if (we3) rf[wa3] \le wd3;
  assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
  assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
endmodule
module extend(input logic [23:0] Instr,
              input logic [1:0] ImmSrc,
              output logic [31:0] ExtImm);
  always_comb
    case(ImmSrc)
              // 8-bit unsigned immediate
      2'b00: ExtImm = \{24'b0, Instr[7:0]\};
              // 12-bit unsigned immediate
      2'b01: ExtImm = \{20'b0, Instr[11:0]\};
```

```
// 24-bit two's complement shifted branch
     2'b10: ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\};
     default: ExtImm = 32'bx; // undefined
   endcase
endmodule
module adder #(parameter WIDTH=8)
             (input logic [WIDTH-1:0] a, b,
             output logic [WIDTH-1:0] y);
 assign y = a + b;
endmodule
input logic [WIDTH-1:0] d,
               output logic [WIDTH-1:0] q);
 always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else if (en) q <= d;
endmodule
module flopr #(parameter WIDTH = 8)
             (input logic clk, reset,
             input logic [WIDTH-1:0] d,
              output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else q \ll d;
endmodule
module mux2 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1,
             input logic
             output logic [WIDTH-1:0] y);
 assign y = s ? d1 : d0;
endmodule
module mux3 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1, d2,
             input logic [1:0] s,
             output logic [WIDTH-1:0] y);
  assign y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module alu(input logic [31:0] a, b,
          input logic [2:0] ALUControl, // BIC
          output logic [31:0] Result,
          output logic [3:0] ALUFlags);
```

architecture test of testbench is

component top

```
end component;
 signal WriteData, DataAdr: STD_LOGIC_VECTOR(31 downto 0);
 signal clk, reset, MemWrite: STD_LOGIC;
begin
 -- instantiate device to be tested
 dut: top port map(clk, reset, WriteData, DataAdr, MemWrite);
 -- Generate clock with 10 ns period
 process begin
   clk <= '1';
   wait for 5 ns;
   clk <= '0';
   wait for 5 ns;
 end process;
 -- Generate reset for first two clock cycles
 process begin
   reset <= '1';
   wait for 22 ns;
   reset <= '0';
   wait;
 end process;
 -- check that 7 gets written to address 84
 -- at end of program
 process (clk) begin
   if (clk'event and clk = '0' and MemWrite = '1') then
     if (to_integer(DataAdr) = 208 and
        to integer (WriteData) = 57) then
      report "NO ERRORS: Simulation succeeded" severity failure;
     elsif (DataAdr /= 200) then
      report "Simulation failed" severity failure;
     end if;
   end if;
 end process;
end:
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity top is -- top-level design for testing
 MemWrite:
                       buffer STD_LOGIC);
end;
architecture test of top is
 component arm
```

```
Adr, WriteData: out STD_LOGIC_VECTOR(31 downto 0);
                          in STD_LOGIC_VECTOR(31 downto 0));
        ReadData:
 end component;
  component mem
   port(clk, we: in STD_LOGIC;
        a, wd: in STD_LOGIC_VECTOR(31 downto 0);
         rd:
                 out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 signal ReadData: STD_LOGIC_VECTOR(31 downto 0);
begin
 -- instantiate processor and memories
 i_arm: arm port map(clk, reset, MemWrite, Adr,
                     WriteData, ReadData);
  i_mem: mem port map(clk, MemWrite, Adr,
                     WriteData, ReadData);
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity mem is -- memory
 port(clk, we: in STD_LOGIC;
      a, wd: in STD_LOGIC_VECTOR(31 downto 0);
      rd:
               out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of mem is -- instruction and data memory
begin
 process is
   file mem file: TEXT;
   variable L: line;
   variable ch: character;
   variable i, index, result: integer;
   type ramtype is array (63 downto 0) of
                   STD_LOGIC_VECTOR(31 downto 0);
   variable ram: ramtype;
 begin
    -- initialize memory from file
   for i in 0 to 63 loop -- set all contents low
     ram(i) := (others => '0');
   end loop;
   index := 0;
   FILE_OPEN(mem_file, "ex7.26_memfile.dat", READ_MODE);
   while not endfile(mem_file) loop
     readline (mem file, L);
     result := 0;
     for i in 1 to 8 loop
       read(L, ch);
       if '0' <= ch and ch <= '9' then
           result := character'pos(ch) - character'pos('0');
       elsif 'a' <= ch and ch <= 'f' then
          result := character'pos(ch) - character'pos('a')+10;
        elsif 'A' <= ch and ch <= 'F' then
```

```
result := character'pos(ch) - character'pos('A')+10;
        else report "Format error on line " & integer'image(index)
              severity error;
        end if;
        ram(index)(35-i*4 downto 32-i*4) :=
           to_std_logic_vector(result,4);
      end loop;
      index := index + 1;
    end loop;
  -- read or write memory
    qool
      if clk'event and clk = '1' then
           if (we = '1') then
            ram(to integer(a(7 downto 2))) := wd;
          end if;
      end if;
      rd <= ram(to_integer(a(7 downto 2)));</pre>
      wait on clk, a;
    end loop;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity arm is -- multicycle processor
 port(clk, reset: in STD_LOGIC;
    MemWrite: out STD_LOGIC;
    Adr, WriteData: out STD_LOGIC_VECTOR(31 downto 0);
    ReadData: in STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of arm is
   component controller
  end component;
  component datapath

port(clk, reset: in STD_LOGIC;

Adr: out STD_LOGIC_VECTOR(31 downto 0);
```

```
WriteData: out STD_LOGIC_VECTOR(31 downto 0);
ReadData: in STD_LOGIC_VECTOR(31 downto 0);
Instr: out STD_LOGIC_VECTOR(31 downto 0);
ALUFlags: out STD_LOGIC_VECTOR(31 downto 0);
PCWrite: in STD_LOGIC;
RegWrite: in STD_LOGIC;
IRWrite: in STD_LOGIC;
AdrSrc: in STD_LOGIC;
RegSrc: in STD_LOGIC;
ALUSrcA: in STD_LOGIC_VECTOR(1 downto 0);
ALUSrcB: in STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: in STD_LOGIC_VECTOR(1 downto 0);
ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
ALUControl: in STD_LOGIC_VECTOR(2 downto 0); --- BIC
LDRB: in STD_LOGIC); --- LDRB
   end component;
   signal Instr: STD_LOGIC_VECTOR(31 downto 0);
   signal ALUFlags: STD_LOGIC_VECTOR(3 downto 0);
   signal PCWrite, RegWrite, IRWrite: STD_LOGIC;
   signal AdrSrc, ALUSrcA: STD_LOGIC;
   signal RegSrc, ALUSrcB: STD_LOGIC_VECTOR(1 downto 0);
   signal ImmSrc, ResultSrc: STD LOGIC VECTOR(1 downto 0);
   signal ALUControl: STD_LOGIC_VECTOR(2 downto 0); -- BIC
   signal LDRB: STD LOGIC; -- LDRB
begin
   cont: controller port map(clk, reset, Instr(31 downto 12),
                                                    ALUFlags, PCWrite, MemWrite, RegWrite,
                                                    IRWrite, AdrSrc, RegSrc, ALUSrcA,
                                                    ALUSrcB, ResultSrc, ImmSrc, ALUControl,
                                                    LDRB); -- LDRB
   dp: datapath port map(clk, reset, Adr, WriteData, ReadData,
                                             Instr, ALUFlags,
                                             PCWrite, RegWrite, IRWrite,
                                             AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
                                             ImmSrc, ALUControl,
                                             LDRB); -- LDRB
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity controller is -- single cycle control decoder
  ntity controller is -- single cycle control decoder
port(clk, reset: in STD_LOGIC;
Instr: in STD_LOGIC_VECTOR(31 downto 12);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
PCWrite: out STD_LOGIC;
MemWrite: out STD_LOGIC;
RegWrite: out STD_LOGIC;
IRWrite: out STD_LOGIC;
AdrSrc: out STD_LOGIC;
RegSrc: out STD_LOGIC;
ALUSrcA: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
```

```
ImmSrc:
                                    out STD_LOGIC_VECTOR(1 downto 0);
          ALUControl:
                                     out STD_LOGIC_VECTOR(2 downto 0); -- BIC
          LDRB:
                                     out STD LOGIC); -- LDRB
end;
architecture struct of controller is
   component decoder
     port(clk, reset: in STD_LOGIC;
            Op: in STD_LOGIC_VECTOR(1 downto 0);
Funct: in STD_LOGIC_VECTOR(5 downto 0);
Rd: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: out STD_LOGIC_VECTOR(1 downto 0);
PCS, NextPC: out STD_LOGIC;
RegW, MemW: out STD_LOGIC;
             IRWrite, AdrSrc: out STD_LOGIC;
             ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcA: out STD_LOGIC;
            ALUSrcB, ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);

RegSrc: out STD_LOGIC_VECTOR(1 downto 0);

ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- BIC

LDRB: out STD_LOGIC); -- LDRB
  end component;
  component condlogic
port(clk, reset: in STD_LOGIC;
            Cond:

in STD_LOGIC_VECTOR(3 downto 0);
ALUFlags:
in STD_LOGIC_VECTOR(3 downto 0);
FlagW:
in STD_LOGIC_VECTOR(1 downto 0);
PCS, NextPC:
in STD_LOGIC;
RegW, MemW:
in STD_LOGIC;
             PCWrite, RegWrite: out STD_LOGIC;
             MemWrite: out STD_LOGIC);
  end component;
  signal FlagW: STD_LOGIC_VECTOR(1 downto 0);
  signal PCS, NextPC, RegW, MemW: STD LOGIC;
  dec: decoder port map(clk, reset, Instr(27 downto 26), Instr(25 downto
20),
                                  Instr(15 downto 12), FlagW, PCS,
                                  NextPC, RegW, MemW,
                                  IRWrite, AdrSrc, ResultSrc,
                                  ALUSrcA, ALUSrcB, ImmSrc, RegSrc, ALUControl,
                                 LDRB); -- LDRB
  cl: condlogic port map(clk, reset, Instr(31 downto 28),
                                    ALUFlags, FlagW, PCS, NextPC, RegW, MemW,
                                    PCWrite, RegWrite, MemWrite);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder is -- main control decoder
  port(clk, reset: in STD_LOGIC;
Op: in STD_LOGIC_VECTOR(1 downto 0);
Funct: in STD_LOGIC_VECTOR(5 downto 0);
Rd: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: out STD_LOGIC_VECTOR(1 downto 0);
PCS, NextPC: out STD_LOGIC;
```

```
RegW, MemW: out STD_LOGIC;
        IRWrite, AdrSrc: out STD_LOGIC;
       ALUSrcB, ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
       RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- BIC
       LDRB:
                           out STD_LOGIC); -- LDRB
end;
architecture behave of decoder is
  component mainfsm
    port(clk, reset: in STD_LOGIC;
   Op: in STD_LOGIC_VECTOR(1 downto 0);
   Funct: in STD_LOGIC_VECTOR(5 downto 0);
   IRWrite: out STD_LOGIC;
          AdrSrc, ALUSrcA: out STD_LOGIC;
         ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
NextPC, RegW: out STD_LOGIC;
MemW, Branch: out STD_LOGIC;
ALUOp: out STD_LOGIC_VECTOR(1 downto 0); -- LDR +-
imm12
         LDRB:
                       out STD_LOGIC); -- LDRB
    end component;
  signal Branch: STD_LOGIC;
  signal ALUOp: STD_LOGIC_VECTOR(1 downto 0); -- LDR +- imm12
begin
  -- Main FSM
  fsm: mainfsm port map(clk, reset, Op, Funct,
                           IRWrite, AdrSrc,
                           ALUSrcA, ALUSrcB, ResultSrc,
                           NextPC, RegW, MemW, Branch, ALUOp,
                           LDRB); -- LDRB
  process(all) begin -- ALU Decoder
    if (ALUOp = "10") then
       case Funct(4 downto 1) is
         when "0100" => ALUControl <= "000"; -- ADD
         when "0010" => ALUControl <= "101"; -- SUB
        when "0000" => ALUControl <= "010"; -- AND
         when "1100" => ALUControl <= "011"; -- ORR
        when "1110" => ALUControl <= "110"; -- BIC
         when others => ALUControl <= "---"; -- unimplemented
      end case;
      FlagW(1) \ll Funct(0);
      FlagW(0) <= Funct(0) and (not ALUControl(1));</pre>
    elsif (ALUOP = "01") then
      ALUControl <= "101";
      FlagW <= "00";
    else
      ALUControl <= "000";
      FlagW <= "00";
    end if;
```

```
end process;
  -- PC Logic
  PCS <= ((and Rd) and RegW) or Branch;
  -- Instr Decoder
  ImmSrc <= Op;</pre>
  RegSrc(0) \le '1' when (Op = 2B"10") else '0';
  RegSrc(1) \le '1' when (Op = 2B"01") else '0';
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mainfsm is
  port(clk, reset: in STD_LOGIC;
        Op: in STD_LOGIC_VECTOR(1 downto u);
Funct: in STD_LOGIC_VECTOR(5 downto 0);
IRWrite: out STD_LOGIC;
        AdrSrc, ALUSrcA: out STD_LOGIC;
       ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
NextPC, RegW: out STD_LOGIC;
MemW, Branch: out STD_LOGIC;
ALUOp: out STD_LOGIC_VECTOR(1 downto 0); -- LDR +- imm12
LDRB: out STD_LOGIC); -- LDRB
end;
architecture synth of mainfsm is
  type statetype is (FETCH, DECODE, MEMADRADD, MEMADRSUB, MEMRD,
                         MEMRDBYTE, -- LDRB
                         MEMWB, MEMWR,
                         EXECUTER, EXECUTEI, ALUWB, BR,
                         BL, -- BL
                         UNKNOWN);
  signal state, nextstate: statetype;
  signal controls: STD_LOGIC_VECTOR(13 downto 0);
begin
  --state register
  process(clk, reset) begin
    if reset then state <= FETCH;
    elsif rising_edge(clk) then
       state <= nextstate;</pre>
    end if;
  end process;
  -- next state logic
  process(all) begin
    case state is
       when FETCH => nextstate <= DECODE;
       when DECODE =>
         case Op is
           when "00" => nextstate <= ExecuteI when (Funct(5) = '1')</pre>
                                else EXECUTER;
           when "01" => nextstate <= MEMADRADD when (Funct(3) = '1')
```

```
else MEMADRSUB; -- LDR +- imm
          when "10" \Rightarrow nextstate \Leftarrow BL when (Funct(4) = '1')
                                     else BR;
          when others => nextstate <= UNKNOWN;
        end case;
      when EXECUTER => nextstate <= ALUWB;
when EXECUTEI => nextstate <= ALUWB;
when MEMADRADD => nextstate <= MEMRDBYTE when ((Funct(0) = '1')</pre>
and (Funct(2)='1')) -- LDRB
                                     else MEMRD when ((Funct(0) = '1')) and
(Funct(2) = '0'))
                                    else MEMWR;
      when MEMADRSUB => nextstate <= MEMRD when (Funct(0) = '1')
                             else MEMWR;
      when MEMRD => nextstate <= MEMWB;
when MEMRDBYTE => nextstate <= MEMWB; -- LDRB
when others => nextstate <= FETCH;
    end case;
  end process;
  -- state-dependent output logic
  process(all) begin
    case state is
      when FETCH => controls <= 14B"1000101110000";
      when DECODE => controls <= 14B"00000010110000";
      when EXECUTER => controls <= 14B"00000000000100";
      when EXECUTEI => controls <= 14B"0000000001100";
      when ALUWB => controls <= 14B"00010000000000";
      when MEMADRADD => controls <= 14B"00000000001000";
      when MEMADRSUB => controls <= 14B"0000000001010";
      when MEMWR => controls <= 14B"00100100000000";
when MEMRD => controls <= 14B"00000100000000";</pre>
      when MEMRDBYTE => controls <= 14B"00000100000001";
      end case;
  end process;
  (NextPC, Branch, MemW, RegW, IRWrite,
   AdrSrc, ResultSrc,
   ALUSTCA, ALUSTCB, ALUOP, LDRB) <= controls;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity condlogic is -- Conditional logic
    PCS, NextPC: in STD_LOGIC; RegW, MemW: in STD_LOGIC;
         PCWrite, RegWrite: out STD_LOGIC;
```

```
MemWrite:
                           out STD_LOGIC);
end;
architecture behave of condlogic is
  component condcheck
   end component;
  component flopenr generic(width: integer);
    port(clk, reset, en: in STD_LOGIC;
         d: in STD_LOGIC_VECTOR(width-1 downto 0);
                    out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  component flopr generic(width: integer);
    port(clk, reset: in STD_LOGIC;
         d: in STD_LOGIC_VECTOR(width-1 downto 0);
q: out STD_LOGIC_VECTOR(width-1 downto 0))
                    out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
 signal FlagWrite: STD_LOGIC_VECTOR(1 downto 0);
signal Flags: STD_LOGIC_VECTOR(3 downto 0);
signal CondEx: STD_LOGIC_VECTOR(0 downto 0);
  signal CondExDelayed: STD_LOGIC_VECTOR(0 downto 0);
begin
 flagreg1: flopenr generic map(2)
   port map(clk, reset, FlagWrite(1),
             ALUFlags (3 downto 2), Flags (3 downto 2));
  flagreg0: flopenr generic map(2)
    port map(clk, reset, FlagWrite(0),
             ALUFlags(1 downto 0), Flags(1 downto 0));
  cc: condcheck port map(Cond, Flags, CondEx(0));
  condreg: flopr generic map(1)
    port map(clk, reset, CondEx, CondExDelayed);
 FlagWrite <= FlagW and (CondEx(0), CondEx(0));</pre>
 RegWrite <= RegW and CondExDelayed(0);</pre>
 MemWrite <= MemW and CondExDelayed(0);</pre>
 PCWrite <= (PCS and CondExDelayed(0)) or NextPC;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity condcheck is
 end;
architecture behave of condcheck is
 signal neg, zero, carry, overflow, ge: STD_LOGIC;
  (neg, zero, carry, overflow) <= Flags;</pre>
 ge <= (neg xnor overflow);</pre>
```

```
process(all) begin -- Condition checking
      case Cond is
         when "0000" => CondEx <= zero;
         when "0001" => CondEx <= not zero;
         when "0010" \Rightarrow CondEx \Leftarrow carry;
         when "0011" => CondEx <= not carry;
         when "0100" \Rightarrow CondEx \iff neg;
         when "0101" \Rightarrow CondEx \Leftarrow not neg;
         when "0110" => CondEx <= overflow;
         when "0111" => CondEx <= not overflow;
         when "1000" => CondEx <= carry and (not zero);
         when "1001" => CondEx <= not(carry and (not zero));
         when "1010" => CondEx <= ge;
         when "1011" => CondEx <= not ge;
         when "1100" => CondEx <= (not zero) and ge;
         when "1101" => CondEx <= not ((not zero) and ge);
         when "1110" => CondEx <= '1';
         when others => CondEx <= '-';
      end case;
   end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
  ntity datapath is
port(clk, reset: in STD_LOGIC;
Adr: out STD_LOGIC_VECTOR(31 downto 0);
WriteData: out STD_LOGIC_VECTOR(31 downto 0);
ReadData: in STD_LOGIC_VECTOR(31 downto 0);
Instr: out STD_LOGIC_VECTOR(31 downto 0);
ALUFlags: out STD_LOGIC_VECTOR(31 downto 0);
PCWrite: in STD_LOGIC_VECTOR(3 downto 0);
PCWrite: in STD_LOGIC;
RegWrite: in STD_LOGIC;
IRWrite: in STD_LOGIC;
AdrSrc: in STD_LOGIC;
RegSrc: in STD_LOGIC;
RegSrc: in STD_LOGIC_VECTOR(1 downto 0);
ALUSrcA: in STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: in STD_LOGIC_VECTOR(1 downto 0);
ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- BIC
LDRB: in STD_LOGIC_VECTOR(2 downto 0); -- BIC
entity datapath is
end;
architecture struct of datapath is
   component alu
      port(a, b:
                               in STD_LOGIC_VECTOR(31 downto 0);
              ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- BIC
              Result: buffer STD_LOGIC_VECTOR(31 downto 0);
              ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
   end component;
   component regfile
      port(clk: in STD_LOGIC; we3: in STD_LOGIC;
```

```
ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
      wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
                    out STD_LOGIC_VECTOR(31 downto 0));
       rd1, rd2:
end component;
component adder
  port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
end component;
component extend
  port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
       ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
       ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
end component;
component flopenr generic(width: integer);
  port(clk, reset, en: in STD_LOGIC;
             in STD_LOGIC_VECTOR(width-1 downto 0);
                 out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end component;
component flopr generic(width: integer);
  port(clk, reset: in STD_LOGIC;
      d: in STD_LOGIC_VECTOR(width-1 downto 0);
                 out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end component;
component mux2 generic(width: integer);
  port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
              in STD_LOGIC;
       s:
              out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end component;
component mux3 generic(width: integer);
  port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                  in STD_LOGIC_VECTOR(1 downto 0);
       s:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end component;
component mux4 generic(width: integer);
  port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
       s:
                     in STD_LOGIC_VECTOR(1 downto 0);
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end component;
component zeroextend
  port(a: in STD LOGIC VECTOR(7 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
end component;
signal PCNext, PC:
                                STD_LOGIC_VECTOR(31 downto 0);
signal ExtImm, SrcA, SrcB:
                                STD_LOGIC_VECTOR(31 downto 0);
                                STD_LOGIC_VECTOR(31 downto 0);
signal Result:
signal Data, RD1, RD2, A:
                                STD_LOGIC_VECTOR(31 downto 0);
signal ALUResult, ALUOut:
                                STD_LOGIC_VECTOR(31 downto 0);
signal RA1, RA2:
                                STD_LOGIC_VECTOR(3 downto 0);
signal DataByte:
                                STD_LOGIC_VECTOR(7 downto 0); -- LDRB
signal MemData, DataByteExt:
                                STD_LOGIC_VECTOR(31 downto 0); -- LDRB
                                STD_LOGIC_VECTOR(3 downto 0); -- BL
signal WA3:
signal WD3:
                                STD LOGIC VECTOR(31 downto 0); -- BL
```

```
-- next PC logic
 pcreq: flopenr generic map(32)
   port map(clk, reset, PCWrite, Result, PC);
  -- memory logic
  adrmux: mux2 generic map(32)
   port map(PC, ALUOut, AdrSrc, Adr);
  ir: flopenr generic map(32)
   port map(clk, reset, IRWrite, ReadData, Instr);
  ldrbmux: mux4 generic map(8)
   port map(Instr(31 downto 24), Instr(23 downto 16), Instr(15 downto 8),
Instr(7 downto 0),
            Adr(1 downto 0), DataByte);
  ze: zeroextend port map(DataByte, DataByteExt);
  datamaux: mux2 generic map (32)
   port map(ReadData, DataByteExt, LDRB, MemData);
 datareg: flopr generic map(32)
   port map(clk, reset, MemData, Data);
  -- register file logic
 ralmux: mux2 generic map (4)
   port map(Instr(19 downto 16), "1111", RegSrc(0), RA1);
 ra2mux: mux2 generic map (4) port map(Instr(3 downto 0),
            Instr(15 downto 12), RegSrc(1), RA2);
 wa3mux: mux2 generic map (4) port map(Instr(15 downto 12), -- BL
            "1110", RegSrc(0), WA3);
                                                              -- BL
 wd3mux: mux2 generic map (32) port map(Result,
            PC, RegSrc(0), WD3);
 rf: regfile port map(clk, RegWrite, RA1, RA2,
                     WA3, WD3,
                                                             -- BL
                     Result, RD1, RD2);
 srcareg: flopr generic map(32)
   port map(clk, reset, RD1, A);
 wdreg: flopr generic map(32)
   port map(clk, reset, RD2, WriteData);
 ext: extend port map(Instr(23 downto 0), ImmSrc, ExtImm);
  -- ALU logic
  srcamux: mux2 generic map(32)
   port map(A, PC, ALUSrcA, SrcA);
  srcbmux: mux3 generic map(32)
   port map(WriteData, ExtImm, 32D"4", ALUSrcB, SrcB);
  i_alu: alu port map(SrcA, SrcB, ALUControl, ALUResult, ALUFlags);
  aluoutreg: flopr generic map(32)
   port map(clk, reset, ALUResult, ALUOut);
 resmux: mux3 generic map(32)
   port map(ALUOut, Data, ALUResult, ResultSrc, Result);
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity regfile is -- three-port register file
 in STD_LOGIC;
```

```
ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
       wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of regfile is
  type ramtype is array (31 downto 0) of
    STD_LOGIC_VECTOR(31 downto 0);
  signal mem: ramtype;
begin
  process(clk) begin
    if rising_edge(clk) then
       if we3 = '1' then mem(to_integer(wa3)) <= wd3;</pre>
       end if;
    end if;
  end process;
  process(all) begin
    if (to_integer(ra1) = 15) then rd1 <= r15;</pre>
    else rd1 <= mem(to_integer(ra1));</pre>
    if (to_integer(ra2) = 15) then rd2 <= r15;
    else rd2 <= mem(to integer(ra2));
    end if;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity adder is -- adder
  port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of adder is
begin
 y \le a + b;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity extend is
  port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
       ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
       ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of extend is
begin
  process(all) begin
    case ImmSrc is
      when "00" \Rightarrow ExtImm \iff (X"000000", Instr(7 downto 0)); when "01" \Rightarrow ExtImm \iff (X"00000", Instr(11 downto 0));
      when "10" \Rightarrow ExtImm \iff (Instr(23), Instr(23), Instr(23),
        Instr(23), Instr(23), Instr(23), Instr(23 downto 0), "00");
      when others => ExtImm <= X"-----";
```

```
end case;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopenr is -- flip-flop with enable and asynchronous reset
 generic(width: integer);
 port(clk, reset, en: in STD_LOGIC;
            in STD_LOGIC_VECTOR(width-1 downto 0);
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopenr is
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
   elsif rising_edge(clk) then
     if en then
       q <= d;
     end if;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopr is -- flip-flop with asynchronous reset
 generic(width: integer);
 port(clk, reset: in STD_LOGIC;
      d:
                  in STD_LOGIC_VECTOR(width-1 downto 0);
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopr is
 process(clk, reset) begin
   if reset then q <= (others => '0');
   elsif rising_edge(clk) then
     q <= d;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is -- two-input multiplexer
 generic(width: integer);
 port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
            in STD_LOGIC;
       s:
       у:
              out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux2 is
 y \ll d1 when s else d0;
end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux3 is -- three-input multiplexer
 generic(width: integer);
 port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                 in STD_LOGIC_VECTOR(1 downto 0);
       s:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
architecture behave of mux3 is
 process(all) begin
    case s is
     when "00"
                 => y <= d0;
     when "01" => y <= d1;
     when "10" => y <= d2;
      when others => y <= d0;
   end case;
 end process;
end;
-- mux4 needed for LDRB
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mux4 is -- four-input multiplexer
 generic(width: integer);
 port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
       s:
                       in STD LOGIC VECTOR(1 downto 0);
       у:
                   out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux4 is
begin
 process(all) begin
   case s is
     when "00" => y <= d0;
when "01" => y <= d1;
     when "10" => y <= d2;
when "11" => y <= d3;
     when others \Rightarrow y \iff d0;
   end case;
 end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
                  in STD_LOGIC_VECTOR(31 downto 0);
 port(a, b:
       ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- BIC
       Result: buffer STD_LOGIC_VECTOR(31 downto 0);
       ALUFlags: out STD_LOGIC_VECTOR(3 downto 0));
end;
```

```
architecture behave of alu is
  signal condinvb: STD_LOGIC_VECTOR(31 downto 0);
  signal sum: STD_LOGIC_VECTOR(32 downto 0);
  signal neg, zero, carry, overflow: STD LOGIC;
begin
  condinvb <= not b when ALUControl(2) else b; -- BIC</pre>
  sum <= ('0', a) + ('0', condinvb) + ALUControl(2); -- BIC</pre>
  process(all) begin
    case? ALUControl(1 downto 0) is
       when "0-" \Rightarrow result \leq sum(31 downto 0);
       when "10" => result <= a and condinvb; -- BIC
       when "11" => result <= a or b;
       when others => result <= (others => '-');
    end case?;
  end process;
  neg \ll Result(31);
           <= '1' when (Result = 0) else '0';
  zero
  carry <= (not ALUControl(1)) and sum(32);</pre>
  overflow <= (not ALUControl(1)) and</pre>
                (not (a(31) \times b(31) \times ar ALUControl(0))) and
                (a(31) xor sum(31));
               <= (neg, zero, carry, overflow);
end;
-- zeroextend needed for LDRB
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity zeroextend is -- zero-extension unit
  port(a: in STD_LOGIC_VECTOR(7 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of zeroextend is
    end;
Test ARM assembly
MAIN
                              ; call TEST
  BL TEST
  SUB R3, PC, PC
                                 ; R3 = 0
  SOB R3, PC, PC ; R3 = 0

ADD R4, R3, #0xC7 ; R4 = 0xC7

ADD R5, R3, #0xDF ; R5 = 0xDF

ADD R5, R5, #0xFF ; R5 = 0x1DE

STR R5, [R4, #1] ; mem[0xC8] <= 0x1DE

LDRB R6, [R3, #0xC9] ; R6 <= mem[0xC9]7:0 = 1

LDRB R7, [R3, #0xC8] ; R7 <= mem[0xC8]7:0 = 0xDE

LDR R8, [R7, #-0x16] ; R8 <= mem[0xC8] = 0x1DE

ADD R3, R3, #57 ; R3 = 0x39
  ADD R3, R3, #57 ; R3 = 0x39
STR R3, [R4, #9] ; mem[0xD0] <= 0x39
TEST
  ADD PC, LR, #0
```

; PC = LR (return to point of call)

```
; 0x00 EB000009 BL
; 0x00 EB000009 BL TEST
; 0x04 E04F300F SUB R3,PC,PC
; 0x08 E28340C7 ADD R4,R3,#0xC7
; 0x0c E28350DF ADD R5,R3,#0xDF
; 0x20 E28550FF ADD R5,R5,#0xFF
; 0x24 E5845001 STR R5,[R4,#0x1]
; 0x28 E5D360C9 LDRB R6,[R3,#0xC9]
; 0x2c E5D370C8 LDRB R7,[R3,#0xC8]
; 0x30 E5178016 LDR R8,[R7,#-0x16]
; 0x34 E2833039 ADD R3,R3,#0x39
; 0x38 E5843009 STR R3,[R4,#0x9]
; 0x3c E28EF000 ADD PC, R14, #0
                                                                                                                                                                    TEST
```

ex7.26_memfile.dat

EB000009 E04F300F E28340C7 E28350DF E28550FF E5845001 E5D360C9 E5D370C8 E5178016 E2833039 E5843009 E28EF000

Exercise 7.27

SystemVerilog

```
// Multi-cycle implementation of a subset of ARMv4
// Added instructions:
// ASR, TST, SBC, ROR
module testbench();
 logic
             clk;
 logic
             reset;
 logic [31:0] WriteData, DataAdr;
 logic MemWrite;
 // instantiate device to be tested
 top dut(clk, reset, WriteData, DataAdr, MemWrite);
 // initialize test
 initial
   begin
     reset <= 1; # 22; reset <= 0;
   end
```

```
// generate clock to sequence tests
  always
    begin
     clk <= 1; # 5; clk <= 0; # 5;
    end
  // check results
  always @(negedge clk)
    begin
      if (MemWrite) begin
        if(DataAdr === 88 & WriteData === 32'h2ffffffe) begin
          $display("Simulation succeeded");
          $stop;
        end else begin
          $display("Simulation failed");
        end
      end
    end
endmodule
module top(input logic clk, reset,
           output logic [31:0] WriteData, Adr,
           output logic
                          MemWrite);
  logic [31:0] ReadData;
  // instantiate processor and shared memory
  arm arm(clk, reset, MemWrite, Adr,
          WriteData, ReadData);
  mem mem(clk, MemWrite, Adr, WriteData, ReadData);
endmodule
module mem(input logic clk, we,
           input logic [31:0] a, wd,
           output logic [31:0] rd);
  logic [31:0] RAM[63:0];
  initial
      $readmemh("ex7.27_memfile.dat",RAM);
  assign rd = RAM[a[31:2]]; // word aligned
  always_ff @(posedge clk)
    if (we) RAM[a[31:2]] \le wd;
endmodule
           (input logic clk, reset,
output logic MemWrite,
module arm(input logic
           output logic [31:0] Adr, WriteData,
           input logic [31:0] ReadData);
```

```
logic [31:0] Instr;
  logic [3:0] ALUFlags;
  logic AdrSrc, ALUSrcA;
  logic [1:0] RegSrc, ALUSrcB, ImmSrc, ResultSrc;
  logic [2:0] ALUControl; // SBC
  logic carry;  // SBC
logic Shift;  // ASR, ROR
  controller c(clk, reset, Instr[31:12], ALUFlags,
                  PCWrite, MemWrite, RegWrite, IRWrite,
                  AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
                  ImmSrc, ALUControl, carry, Shift);
  datapath dp(clk, reset, Adr, WriteData, ReadData, Instr, ALUFlags,
                PCWrite, RegWrite, IRWrite,
                 AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
                 ImmSrc, ALUControl, carry, Shift);
endmodule
module controller(input logic
                                             clk,
                     input logic reset,
                     input logic [31:12] Instr,
input logic [3:0] ALUFlags,
                     output logic [1:0] RegSrc, output logic output logic output logic [1:0] ALUSrcA, output logic [1:0] ALUSrcB, output logic [1:0] Page 15 reg
                     output logic [1:0] ResultSrc,
                     output logic [1:0] ImmSrc,
output logic [2:0] ALUControl, // SBC
                     output logic carry, // SBC output logic Shift // ASR, ROR
);
  logic [1:0] FlagW;
  logic
              PCS, NextPC, RegW, MemW;
  logic
                NoWrite; // TST
  decode dec(clk, reset, Instr[27:26], Instr[25:20], Instr[15:12],
               FlagW, PCS, NextPC, RegW, MemW,
               IRWrite, AdrSrc, ResultSrc,
               ALUSTCA, ALUSTCB, ImmSrc, RegSrc, ALUControl,
               NoWrite, // TST
               Shift); // ASR, ROR
  condlogic cl(clk, reset, Instr[31:28], ALUFlags,
                  FlagW, PCS, NextPC, RegW, MemW,
                  PCWrite, RegWrite, MemWrite,
                  carry, // SBC
                 NoWrite); // TST
endmodule
```

```
module decode(input logic clk, reset,
              input logic [1:0] Op,
              input logic [5:0] Funct,
              input logic [3:0] Rd,
              output logic [1:0] FlagW,
              output logic PCS, NextPC, RegW, MemW, output logic IRWrite, AdrSrc,
              output logic [1:0] ResultSrc,
              output logic ALUSrcA,
              output logic [1:0] ALUSrcB, ImmSrc, RegSrc,
              output logic [2:0] ALUControl, // SBC
              output logic NoWrite, // TST
output logic Shift); // ASR,
                                               // ASR, ROR
  logic
              Branch, ALUOp;
  // Main FSM
  mainfsm fsm(clk, reset, Op, Funct,
              IRWrite, AdrSrc,
              ALUSrcA, ALUSrcB, ResultSrc,
              NextPC, RegW, MemW, Branch, ALUOp);
  always_comb
    if (ALUOp) begin
                                     // which Data-processing Instr?
      case(Funct[4:1])
        4'b0100: begin ALUControl = 3'b000; // ADD
                       Shift = 1'b0;
                       NoWrite = 1'b0;
                 end
        4'b0010: begin ALUControl = 3'b001; // SUB
                       Shift = 1'b0;
                       NoWrite = 1'b0;
                 end
        4'b0000: begin ALUControl = 3'b010; // AND
                       Shift = 1'b0;
                       NoWrite = 1'b0;
                 end
        4'b1100: begin ALUControl = 3'b011; // ORR
                       Shift = 1'b0;
                        NoWrite = 1'b0;
                 end
        4'b1101: begin ALUControl = 3'b000; // ASR, ROR
                        Shift = 1'b1;
                       NoWrite = 1'b0;
                 end
        4'b1000: begin ALUControl = 3'b010; // TST
                       Shift = 1'b0;
                       NoWrite = 1'b1;
                 end
        4'b0110: begin ALUControl = 3'b101; // SBC
                       Shift = 1'b0;
                       NoWrite = 1'b0;
                 end
```

```
default: begin ALUControl = 3'bx;
                       Shift = 1'bx;
                       NoWrite = 1'bx;
                 end
      endcase
      FlagW[1] = Funct[0]; // update N & Z flags if S bit is set
                  = Funct[0] & (ALUControl[1:0] == 2'b00 |
      FlagW[0]
                                  ALUControl[1:0] == 2'b01);
    end else begin
      ALUControl = 3'b000; // add for non data-processing instructions
      FlagW = 2'b00; // don't update Flags
      Shift = 1'b0; // don't shift
NoWrite = 1'b0; // write result
    end
  // PC Logic
  assign PCS = ((Rd == 4'b1111) \& RegW) | Branch;
  // Instr Decoder
  assign ImmSrc = Op;
  assign RegSrc[0] = (Op == 2'b10); // read PC on Branch
  assign RegSrc[1] = (Op == 2'b01); // read Rd on STR
endmodule
input logic [1:0] Op,
               input logic [5:0] Funct,
output logic IRWrite,
output logic AdrSrc, ALUSrcA,
               output logic [1:0] ALUSrcB, ResultSrc, output logic NextPC, RegW, MemW, Branch, ALUOp);
  typedef enum logic [3:0] {FETCH, DECODE, MEMADR, MEMRD, MEMWB,
                            MEMWR, EXECUTER, EXECUTEI, ALUWB, BRANCH,
                             UNKNOWN }
statetype;
  statetype state, nextstate;
  logic [11:0] controls;
  // state register
  always @(posedge clk or posedge reset)
    if (reset) state <= FETCH;</pre>
    else state <= nextstate;</pre>
  // next state logic
  always_comb
   casex(state)
      FETCH:
                                nextstate = DECODE;
      DECODE: case(Op)
                2'b00:
                  if (Funct[5]) nextstate = EXECUTEI;
```

```
else
                                         nextstate = EXECUTER;
                     2'b01: nextstate = MEMADR;
2'b10: nextstate = BRANCH;
default: nextstate = UNKNOWN;
                  endcase
                                      nextstate = ALUWB;
nextstate = ALUWB;
        EXECUTER:
        EXECUTEI:
        MEMADR:
          MEMRD:
        default:
     endcase
  // state-dependent output logic
  always comb
     case(state)
       FETCH: controls = 12'b10001_010_1100;

DECODE: controls = 12'b00000_010_1100;
        EXECUTER: controls = 12'b00000_000_0001;
       EXECUTEI: controls = 12'b00000_000_0011;
       ALUWB: controls = 12 b00000_000_0011;
ALUWB: controls = 12'b00010_000_0000;
MEMADR: controls = 12'b00000_000_0010;
MEMWR: controls = 12'b00100_100_0000;
MEMRD: controls = 12'b00010_010_0000;
MEMWB: controls = 12'b00010_001_0000;
BRANCH: controls = 12'b01000_010_0010;
       default: controls = 12'bxxxxx_xxx_xxx;
     endcase
  assign {NextPC, Branch, MemW, RegW, IRWrite,
            AdrSrc, ResultSrc,
             ALUSrcA, ALUSrcB, ALUOp} = controls;
endmodule
module condlogic(input logic clk, reset,
                       input logic [3:0] Cond,
                      input logic [3:0] ALUFlags,
                      input logic [1:0] FlagW,
                      input logic PCS, NextPC, RegW, MemW, output logic PCWrite, RegWrite, MemWrite, output logic carry, // SBC input logic NoWrite); // TST
  logic [1:0] FlagWrite;
  logic [3:0] Flags;
  logic CondEx, CondExDelayed;
                  NoWriteDelayed; // TST
  flopenr #(2)flagreg1(clk, reset, FlagWrite[1], ALUFlags[3:2],
Flags[3:2]);
  flopenr #(2)flagreg0(clk, reset, FlagWrite[0], ALUFlags[1:0],
Flags[1:0]);
```

```
// write controls are conditional
  condcheck cc(Cond, Flags, CondEx);
  flopr #(1)nowritereg(clk, reset, NoWrite, NoWriteDelayed);
  flopr #(1)condreg(clk, reset, CondEx, CondExDelayed);
  assign FlagWrite = FlagW & {2{CondEx}};
  assign RegWrite = RegW & CondExDelayed & ~NoWriteDelayed; // TST
  assign MemWrite = MemW & CondExDelayed;
  assign PCWrite = (PCS & CondExDelayed) | NextPC;
  assign carry = Flags[1]; // SBC
endmodule
module condcheck(input logic [3:0] Cond,
                  input logic [3:0] Flags,
                   output logic CondEx);
  logic neg, zero, carry, overflow, ge;
  assign {neg, zero, carry, overflow} = Flags;
  assign ge = (neg == overflow);
  always comb
    case (Cond)
      4'b1001: CondEx = \sim(carry & \simzero); // LS
      4'b1001: CondEx = ~(Carry & ~2ero); // LS
4'b1010: CondEx = ge; // GE
4'b1011: CondEx = ~ge; // LT
4'b1100: CondEx = ~zero & ge; // GT
4'b1101: CondEx = ~(~zero & ge); // LE
4'b1110: CondEx = 1'b1; // Always
default: CondEx = 1'bx; // undefined
    endcase
endmodule
module datapath(input logic clk, reset,
                  output logic [31:0] Adr, WriteData,
                  input logic [31:0] ReadData,
                  output logic [31:0] Instr,
                  output logic [3:0] ALUFlags,
                 input logic [1:0] RegSrc,
                 input logic ALUSrcA,
input logic [1:0] ALUSrcB, ResultSrc,
input logic [1:0] ImmSrc,
```

```
input logic [2:0] ALUControl, // SBC
                logic [31:0] PCNext, PC;
  logic [31:0] ExtImm, SrcA, SrcB, Result;
  logic [31:0] Data, RD1, RD2, A, ALUResult, ALUOut;
  logic [3:0] RA1, RA2;
  logic [31:0] srcBshifted, ALUResultOut; // ASR, ROR
  // next PC logic
  flopenr #(32) pcreg(clk, reset, PCWrite, Result, PC);
  // memory logic
  mux2 #(32) adrmux(PC, ALUOut, AdrSrc, Adr);
  flopenr #(32) ir(clk, reset, IRWrite, ReadData, Instr);
  flopr #(32) datareg(clk, reset, ReadData, Data);
  // register file logic
  mux2 #(4) ralmux(Instr[19:16], 4'b1111, RegSrc[0], RA1);
  mux2 #(4) ra2mux(Instr[3:0], Instr[15:12], RegSrc[1], RA2);
  regfile rf(clk, RegWrite, RA1, RA2,
                Instr[15:12], Result, Result,
                RD1, RD2);
  flopr #(32) srcareg(clk, reset, RD1, A);
  flopr #(32) wdreg(clk, reset, RD2, WriteData);
  extend ext(Instr[23:0], ImmSrc, ExtImm);
  // ALU logic
  mux2 #(32) srcamux(A, PC, ALUSrcA, SrcA);
  // ASR, ROR
  mux3 #(32) srcbmux(srcBshifted, ExtImm, 32'd4, ALUSrcB, SrcB);
  shifter sh(WriteData, Instr[11:7], Instr[6:5], srcBshifted);
alu slu(SrcA, SrcB, ALUControl, ALUResult, ALUFlags, carry);
  mux2 #(32) aluresultmux(ALUResult, SrcB, Shift, ALUResultOut);
  flopr #(32) aluoutreg(clk, reset, ALUResultOut, ALUOut);
  mux3 #(32) resmux(ALUOut, Data, ALUResultOut, ResultSrc, Result);
endmodule
module regfile(input logic input logic
                                  clk,
                                  we3,
               input logic [3:0] ral, ra2, wa3,
               input logic [31:0] wd3, r15,
              output logic [31:0] rd1, rd2);
  logic [31:0] rf[14:0];
  // three ported register file
  // read two ports combinationally
  // write third port on rising edge of clock
  // register 15 reads PC+8 instead
  always_ff @(posedge clk)
```

```
if (we3) rf[wa3] \le wd3;
 assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
  assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
endmodule
module extend(input logic [23:0] Instr,
              input logic [1:0] ImmSrc,
              output logic [31:0] ExtImm);
 always_comb
   case(ImmSrc)
              // 8-bit unsigned immediate
              ExtImm = \{24 \text{'b0, Instr}[7:0]\};
      2'b00:
              // 12-bit unsigned immediate
      2'b01: ExtImm = \{20'b0, Instr[11:0]\};
              // 24-bit two's complement shifted branch
      2'b10: ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\};
      default: ExtImm = 32'bx; // undefined
endmodule
module adder #(parameter WIDTH=8)
              (input logic [WIDTH-1:0] a, b,
              output logic [WIDTH-1:0] y);
  assign y = a + b;
endmodule
module flopenr #(parameter WIDTH = 8)
                (input logic
                                          clk, reset, en,
                input logic [WIDTH-1:0] d,
                 output logic [WIDTH-1:0] q);
 always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else if (en) q <= d;
endmodule
module flopr #(parameter WIDTH = 8)
              (input logic
                                      clk, reset,
              input logic [WIDTH-1:0] d,
               output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else
         q <= d;
endmodule
module mux2 #(parameter WIDTH = 8)
             (input logic [WIDTH-1:0] d0, d1,
              input logic
              output logic [WIDTH-1:0] y);
```

```
assign y = s ? d1 : d0;
endmodule
module mux3 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1, d2,
             input logic [1:0]
             output logic [WIDTH-1:0] y);
 assign y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module alu(input logic [31:0] a, b,
          input logic [2:0] ALUControl, // SBC
          output logic [31:0] Result,
          output logic [3:0] ALUFlags,
                         carry); // SBC
          input logic
 logic      neg, zero, carryout, overflow;
 logic [31:0] condinvb;
 logic [32:0] sum;
 logic carryin; // SBC
                                                               // SBC
 assign carryin = ALUControl[2] ? carry : ALUControl[0]; // SBC
  assign condinvb = ALUControl[0] ? ~b : b;
 assign sum = a + condinvb + carryin; // SBC
 always_comb
   casex (ALUControl[1:0])
     2'b0?: Result = sum;
     2'b10: Result = a & b;
     2'b11: Result = a | b;
   endcase
 assign carryout = (ALUControl[1] == 1'b0) & sum[32];
 assign overflow = (ALUControl[1] == 1'b0) & \sim (a[31] ^ b[31] ^
                     ALUControl[0]) & (a[31] ^ sum[31]);
 assign ALUFlags = {neg, zero, carryout, overflow};
endmodule
// shifter needed for ASR, ROR
module shifter(input logic signed [31:0] a,
              input logic [4:0] shamt, input logic [1:0] shtype,
              output logic signed [31:0] y);
 always_comb
   case (shtype)
      2'b10: y = a >>> shamt;
      2'b11: y = (a \gg shamt) | (a \ll (32-shamt));
```

```
default: y = a;
    endcase
endmodule
VHDL
library IEEE;
use IEEE.STD LOGIC 1164.all; use IEEE.NUMERIC STD UNSIGNED.all;
entity testbench is
end;
architecture test of testbench is
  component top
        (clk, reset: in STD_LOGIC;
WriteData, Adr: out STD_LOGIC_VECTOR(31 downto 0);
   port(clk, reset:
        MemWrite:
                             out STD LOGIC);
 end component;
 signal WriteData, DataAdr: STD_LOGIC_VECTOR(31 downto 0);
 signal clk, reset, MemWrite: STD_LOGIC;
begin
 -- instantiate device to be tested
 dut: top port map(clk, reset, WriteData, DataAdr, MemWrite);
 -- Generate clock with 10 ns period
 process begin
   clk <= '1';
   wait for 5 ns;
   clk <= '0';
    wait for 5 ns;
 end process;
  -- Generate reset for first two clock cycles
 process begin
   reset <= '1';
   wait for 22 ns;
   reset <= '0';
   wait;
 end process;
  -- check that 7 gets written to address 84
  -- at end of program
 process (clk) begin
    if (clk'event and clk = '0' and MemWrite = '1') then
      if (to integer(DataAdr) = 88 and
          to integer (WriteData) = 32X"2FFFFFFE") then
        report "NO ERRORS: Simulation succeeded" severity failure;
       report "Simulation failed" severity failure;
      end if;
    end if;
 end process;
end;
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
entity top is -- top-level design for testing
 end;
architecture test of top is
  component arm
   port(clk, reset: in STD_LOGIC;
    MemWrite: out STD_LOGIC;
    Adr, WriteData: out STD_LOGIC_VECTOR(31 downto 0);
    ReadData: in STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component mem
    port(clk, we: in STD_LOGIC;
         a, wd: in STD_LOGIC_VECTOR(31 downto 0);
         rd:
                  out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  signal ReadData: STD_LOGIC_VECTOR(31 downto 0);
  -- instantiate processor and memories
  i_arm: arm port map(clk, reset, MemWrite, Adr,
                      WriteData, ReadData);
  i_mem: mem port map(clk, MemWrite, Adr,
                      WriteData, ReadData);
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity mem is -- memory
 port(clk, we: in STD_LOGIC;
       a, wd: in STD_LOGIC_VECTOR(31 downto 0);
rd: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of mem is -- instruction and data memory
begin
  process is
    file mem_file: TEXT;
    variable L: line;
    variable ch: character;
    variable i, index, result: integer;
    type ramtype is array (63 downto 0) of
                     STD_LOGIC_VECTOR(31 downto 0);
    variable ram: ramtype;
  begin
    -- initialize memory from file
    for i in 0 to 63 loop -- set all contents low
      ram(i) := (others => '0');
    end loop;
```

```
index := 0;
    FILE_OPEN(mem_file, "ex7.27_memfile.dat", READ_MODE);
    while not endfile(mem_file) loop
      readline (mem file, L);
      result := 0;
       for i in 1 to 8 loop
         read(L, ch);
         if '0' <= ch and ch <= '9' then
              result := character'pos(ch) - character'pos('0');
         elsif 'a' <= ch and ch <= 'f' then
            result := character'pos(ch) - character'pos('a')+10;
         elsif 'A' <= ch and ch <= 'F' then
            result := character'pos(ch) - character'pos('A')+10;
         else report "Format error on line " & integer'image(index)
               severity error;
         end if;
         ram(index)(35-i*4 downto 32-i*4) :=
           to_std_logic_vector(result, 4);
       end loop;
       index := index + 1;
    end loop;
  -- read or write memory
    loop
       if clk'event and clk = '1' then
           if (we = '1') then
             ram(to_integer(a(7 downto 2))) := wd;
           end if;
       end if;
      rd <= ram(to_integer(a(7 downto 2)));</pre>
      wait on clk, a;
    end loop;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity arm is -- multicycle processor
 port(clk, reset: in STD_LOGIC;
    MemWrite: out STD_LOGIC;
    Adr, WriteData: out STD_LOGIC_VECTOR(31 downto 0);
    ReadData: in STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of arm is
  component controller
    port(clk, reset: in STD_LOGIC;
                               in STD_LOGIC_VECTOR(31 downto 12);
          Instr:
          ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
PCWrite: out STD_LOGIC;
MemWrite: out STD_LOGIC;
RegWrite: out STD_LOGIC;
IRWrite: out STD_LOGIC;
```

```
AdrSrc:
                                out STD_LOGIC;
          RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcA: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- SBC carry, Shift: out STD_LOGIC); -- SBC, ASR, ROR
  end component;
   component datapath
  end component;
  signal Instr: STD_LOGIC_VECTOR(31 downto 0);
  signal ALUFlags: STD_LOGIC_VECTOR(3 downto 0);
  signal PCWrite, RegWrite, IRWrite: STD_LOGIC;
  signal AdrSrc, ALUSrcA: STD LOGIC;
  signal RegSrc, ALUSrcB: STD_LOGIC_VECTOR(1 downto 0);
  signal ImmSrc, ResultSrc: STD_LOGIC_VECTOR(1 downto 0);
  signal ALUControl: STD_LOGIC_VECTOR(2 downto 0); -- SBC
  signal carry: STD_LOGIC; -- SBC
  signal Shift: STD_LOGIC; -- ASR, ROR
begin
  cont: controller port map(clk, reset, Instr(31 downto 12),
                                 ALUFlags, PCWrite, MemWrite, RegWrite,
                                 IRWrite, AdrSrc, RegSrc, ALUSrcA,
                                 ALUSrcB, ResultSrc, ImmSrc, ALUControl,
                                 carry, Shift); -- SBC, ASR, ROR
  dp: datapath port map(clk, reset, Adr, WriteData, ReadData,
                            Instr, ALUFlags,
                            PCWrite, RegWrite, IRWrite,
                            AdrSrc, RegSrc, ALUSrcA, ALUSrcB, ResultSrc,
                            ImmSrc, ALUControl,
                            carry, Shift); -- SBC, ASR, ROR
end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
  ntity controller is -- single cycle control decoder

port(clk, reset: in STD_LOGIC;
Instr: in STD_LOGIC_VECTOR(31 downto 12);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
PCWrite: out STD_LOGIC;
MemWrite: out STD_LOGIC;
RegWrite: out STD_LOGIC;
IRWrite: out STD_LOGIC;
AdrSrc: out STD_LOGIC;
RegSrc: out STD_LOGIC;
ALUSrcA: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- SBC carry, Shift: out STD_LOGIC_VECTOR(2 downto 0); -- SBC
entity controller is -- single cycle control decoder
end;
architecture struct of controller is
   component decoder
      pomponent decoder

port(clk, reset: in STD_LOGIC;

Op: in STD_LOGIC_VECTOR(1 downto 0);

Funct: in STD_LOGIC_VECTOR(5 downto 0);

Rd: in STD_LOGIC_VECTOR(3 downto 0);

FlagW: out STD_LOGIC_VECTOR(1 downto 0);

PCS, NextPC: out STD_LOGIC;

RegW, MemW: out STD_LOGIC;
                 IRWrite, AdrSrc: out STD_LOGIC;
                ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcA: out STD_LOGIC;
                ALUSrcB, ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
                RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- SBC
NoWrite: out STD_LOGIC; -- TST
Shift: out STD_LOGIC); -- ASR, ROR
   Shift: end component;
   PCWrite, RegWrite: out STD_LOGIC;
                MemWrite: out STD_LOGIC;
                carry:
NoWrite:
                                                 out STD_LOGIC; -- SBC
                                                 in STD_LOGIC); -- TST
   end component;
   signal FlagW: STD_LOGIC_VECTOR(1 downto 0);
   signal PCS, NextPC, RegW, MemW: STD_LOGIC;
   signal NoWrite: STD LOGIC; -- TST
begin
   dec: decoder port map(clk, reset, Instr(27 downto 26), Instr(25 downto
```

```
20),
                            Instr(15 downto 12), FlagW, PCS,
                            NextPC, RegW, MemW,
                            IRWrite, AdrSrc, ResultSrc,
                            ALUSTCA, ALUSTCB, ImmSrc, RegSrc, ALUControl,
                           NoWrite, -- TST
                            Shift); -- ASR, ROR
  cl: condlogic port map(clk, reset, Instr(31 downto 28),
                              ALUFlags, FlagW, PCS, NextPC, RegW, MemW,
                              PCWrite, RegWrite, MemWrite,
                              carry, -- SBC
                              NoWrite); -- TST
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder is -- main control decoder
 FlagW: out STD_LOGIC_VECTOR(1 downto 0);
PCS, NextPC: out STD_LOGIC;
RegW, MemW: out STD_LOGIC;
        IRWrite, AdrSrc: out STD_LOGIC;
        ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUSrcA: out STD_LOGIC;
        ALUSrcB, ImmSrc: out STD_LOGIC_VECTOR(1 downto 0);
       RegSrc: out STD_LOGIC_VECTOR(1 downto 0);
ALUControl: out STD_LOGIC_VECTOR(2 downto 0); -- SBC
NoWrite: out STD_LOGIC; -- TST
Shift: out STD_LOGIC); -- ASR, ROR
end;
architecture behave of decoder is
  component mainfsm
    port(clk, reset: in STD_LOGIC;
    Op: in STD_LOGIC_VECTOR(1 downto 0);
          Funct: in STD_LOGIC_VECTOR(5 downto 0);
IRWrite: out STD_LOGIC;
          AdrSrc, ALUSrcA: out STD_LOGIC;
    ALUSrcB: out STD_LOGIC;

ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);

NextPC, RegW: out STD_LOGIC;

MemW, Branch: out STD_LOGIC;

ALUOp: out STD_LOGIC;

end component;
  signal Branch, ALUOp: STD_LOGIC;
begin
  -- Main FSM
  fsm: mainfsm port map(clk, reset, Op, Funct,
                             IRWrite, AdrSrc,
                             ALUSrcA, ALUSrcB, ResultSrc,
                             NextPC, RegW, MemW, Branch, ALUOp);
```

```
process(all) begin -- ALU Decoder
    if (ALUOp) then
      case Funct(4 downto 1) is
        when "0100" => ALUControl <= "000"; -- ADD
                         NoWrite <= '0';
                         Shift <= '0';
        when "0010" \Rightarrow ALUControl \Leftarrow "001"; -- SUB
                        NoWrite <= '0';
                         Shift <= '0';
        when "0000" => ALUControl <= "010"; -- AND
                        NoWrite <= '0';
                         Shift <= '0';
        when "1100" => ALUControl <= "011"; -- ORR
                         NoWrite <= '0';
                         Shift <= '0';
        when "1101" => ALUControl <= "010"; -- ASR, ROR
                         NoWrite <= '0';
                         Shift <= '1';
        when "1000" => ALUControl <= "010"; -- TST
                        NoWrite <= '1';
                         Shift <= '0';
        when "0110" => ALUControl <= "101"; -- SBC
                         NoWrite <= '0';
                         Shift <= '0';
        when others => ALUControl <= "---"; -- unimplemented
                         NoWrite <= '-';
                         Shift <= '-';
      end case;
      FlagW(1) <= Funct(0);</pre>
      FlagW(0) <= Funct(0) and (not ALUControl(1));</pre>
    else
      ALUControl <= "000";
      FlagW <= "00";
      Shift <= '0';
      NoWrite <= '0';
    end if;
  end process;
  -- PC Logic
  PCS <= ((and Rd) and RegW) or Branch;
  -- Instr Decoder
  ImmSrc <= Op;</pre>
  RegSrc(0) \le '1' when (Op = 2B"10") else '0';
  RegSrc(1) \le '1' when (Op = 2B"01") else '0';
end:
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mainfsm is
 port(clk, reset: in STD_LOGIC;
Op: in STD_LOGIC_VECTOR(1 downto 0);
Funct: in STD_LOGIC_VECTOR(5 downto 0);
IRWrite: out STD_LOGIC;
```

```
AdrSrc, ALUSrcA: out STD_LOGIC;
        ALUSrcB: out STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: out STD_LOGIC_VECTOR(1 downto 0);
NextPC, RegW: out STD_LOGIC;
MemW, Branch: out STD_LOGIC;
ALUOp: out STD_LOGIC);
end;
architecture synth of mainfsm is
  type statetype is (FETCH, DECODE, MEMADR, MEMRD, MEMWB, MEMWR,
                         EXECUTER, EXECUTEI, ALUWB, BR, UNKNOWN);
  signal state, nextstate: statetype;
  signal controls: STD_LOGIC_VECTOR(11 downto 0);
begin
  --state register
  process(clk, reset) begin
    if reset then state <= FETCH;
    elsif rising edge(clk) then
       state <= nextstate;</pre>
    end if;
  end process;
  -- next state logic
  process(all) begin
    case state is
       when FETCH => nextstate <= DECODE;
       when DECODE =>
         case Op is
           when "00" => nextstate <= ExecuteI when (Funct(5) = '1')
                                 else EXECUTER;
           when "01" => nextstate <= MEMADR;
when "10" => nextstate <= BR;
           when others => nextstate <= UNKNOWN;
       end case;
when EXECUTER => nextstate <= ALUWB;
when EXECUTEI => nextstate <= ALUWB;
when MEMADR => nextstate <= MEMRD when (Funct(0) = '1')
                                          else MEMWR;
      when MEMRD => nextstate <= MEMWB;
when others => nextstate <= FETCH;
    end case;
  end process;
  -- state-dependent output logic
  process(all) begin
    case state is
       when FETCH => controls <= 12B"100010101100";
       when DECODE => controls <= 12B"000000101100";
       when EXECUTER => controls <= 12B"00000000001";
       when EXECUTEI => controls <= 12B"00000000011";
       when ALUWB => controls <= 12B"000100000000";</pre>
       when MEMADR => controls <= 12B"000000000010";</pre>
       when MEMWR => controls <= 12B"001001000000";
when MEMRD => controls <= 12B"0000010000000";</pre>
```

```
when MEMWB => controls <= 12B"000100010000";
when BR => controls <= 12B"010000100010";
when others => controls <= "XXXXXXXXXXXXXXXX";</pre>
     end case;
  end process;
  (NextPC, Branch, MemW, RegW, IRWrite,
   AdrSrc, ResultSrc,
    ALUSrcA, ALUSrcB, ALUOp) <= controls;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity condlogic is -- Conditional logic
    port(clk, reset: in STD_LOGIC;
Cond: in STD_LOGIC_VECTOR(3 downto 0);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
FlagW: in STD_LOGIC_VECTOR(1 downto 0);
PCS, NextPC: in STD_LOGIC;
RegW, MemW: in STD_LOGIC;
RegW, MemW: in STD_LOGIC;
            PCWrite, RegWrite: out STD_LOGIC;
           MemWrite: out STD_LOGIC; carry: out STD_LOGIC; -- SBC NoWrite: in STD_LOGIC); -- TST
end;
architecture behave of condlogic is
  component condcheck
     end component;
  component flopenr generic(width: integer);
     port(clk, reset, en: in STD_LOGIC;
           d: in STD_LOGIC_VECTOR(width-1 downto 0);
                          out STD_LOGIC_VECTOR(width-1 downto 0));
           q:
  end component;
  component flopr generic(width: integer);
     port(clk, reset: in STD_LOGIC;
           d: in STD_LOGIC_VECTOR(width-1 downto 0);
q: out STD_LOGIC_VECTOR(width-1 downto 0))
                          out STD LOGIC VECTOR(width-1 downto 0));
  end component;
  signal FlagWrite: STD_LOGIC_VECTOR(1 downto 0);
signal Flags: STD_LOGIC_VECTOR(3 downto 0);
signal CondEx: STD_LOGIC_VECTOR(0 downto 0);
signal CondExDelayed: STD_LOGIC_VECTOR(0 downto 0);
  signal NoWritevect: STD_LOGIC_VECTOR(0 downto 0); -- TST
  signal NoWriteDelayed: STD_LOGIC_VECTOR(0 downto 0); -- TST
begin
  NoWritevect(0) <= NoWrite;</pre>
  flagreg1: flopenr generic map(2)
     port map(clk, reset, FlagWrite(1),
                 ALUFlags (3 downto 2), Flags (3 downto 2));
```

```
flagreg0: flopenr generic map(2)
    port map(clk, reset, FlagWrite(0),
             ALUFlags(1 downto 0), Flags(1 downto 0));
  cc: condcheck port map(Cond, Flags, CondEx(0));
  condreg: flopr generic map(1)
    port map(clk, reset, CondEx, CondExDelayed);
  nowritereg: flopr generic map(1)
    port map(clk, reset, NoWritevect, NoWriteDelayed);
  FlagWrite <= FlagW and (CondEx(0), CondEx(0));</pre>
  RegWrite <= RegW and CondExDelayed(0) and (not NoWriteDelayed(0)); --</pre>
TST
 MemWrite <= MemW and CondExDelayed(0);</pre>
 PCWrite <= (PCS and CondExDelayed(0)) or NextPC;
 carry <= Flags(1); -- SBC
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity condcheck is
 port(Cond: in STD_LOGIC_VECTOR(3 downto 0);
                      in STD_LOGIC_VECTOR(3 downto 0);
       Flags:
       CondEx: out STD_LOGIC);
end;
architecture behave of condcheck is
  signal neg, zero, carry, overflow, ge: STD_LOGIC;
begin
  (neg, zero, carry, overflow) <= Flags;</pre>
  ge <= (neg xnor overflow);</pre>
  process(all) begin -- Condition checking
    case Cond is
      when "0000" \Rightarrow CondEx \Leftarrow zero;
      when "0001" => CondEx <= not zero;
      when "0010" => CondEx <= carry;
      when "0011" => CondEx <= not carry;
      when "0100" \Rightarrow CondEx \Leftarrow neg;
      when "0101" \Rightarrow CondEx \Leftarrow not neg;
      when "0110" => CondEx <= overflow;
      when "0111" => CondEx <= not overflow;
      when "1000" => CondEx <= carry and (not zero);</pre>
      when "1001" => CondEx <= not(carry and (not zero));
      when "1010" \Rightarrow CondEx \iff ge;
      when "1011" => CondEx <= not ge;
      when "1100" => CondEx <= (not zero) and ge;
      when "1101" => CondEx <= not ((not zero) and ge);
      when "1110" => CondEx <= '1';
      when others => CondEx <= '-';
    end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
```

```
ntity datapath is
port(clk, reset: in STD_LOGIC;
Adr: out STD_LOGIC_VECTOR(31 downto 0);
WriteData: out STD_LOGIC_VECTOR(31 downto 0);
ReadData: in STD_LOGIC_VECTOR(31 downto 0);
Instr: out STD_LOGIC_VECTOR(31 downto 0);
ALUFlags: out STD_LOGIC_VECTOR(31 downto 0);
PCWrite: in STD_LOGIC_VECTOR(3 downto 0);
PCWrite: in STD_LOGIC;
RegWrite: in STD_LOGIC;
IRWrite: in STD_LOGIC;
AdrSrc: in STD_LOGIC;
RegSrc: in STD_LOGIC;
ALUSrcA: in STD_LOGIC_VECTOR(1 downto 0);
ALUSrcB: in STD_LOGIC_VECTOR(1 downto 0);
ResultSrc: in STD_LOGIC_VECTOR(1 downto 0);
ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- SBC carry, Shift: in STD_LOGIC_VECTOR(2 downto 0); -- SBC
entity datapath is
end;
architecture struct of datapath is
   component alu
      port(a, b:
                               in STD LOGIC VECTOR(31 downto 0);
              ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- SBC
              Result: buffer STD_LOGIC_VECTOR(31 downto 0);
              ALUFlags: out STD_LOGIC_VECTOR(3 downto 0); carry: in STD_LOGIC); -- SBC
   end component;
   component regfile
      ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
              wd3, r15: in STD_LOGIC_VECTOR(31 downto 0); rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
   end component;
   component adder
      port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
              y: out STD_LOGIC_VECTOR(31 downto 0));
   end component;
   component extend
      port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
              ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
              ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
   end component;
   component flopenr generic(width: integer);
      port(clk, reset, en: in STD_LOGIC;
              d: in STD_LOGIC_VECTOR(width-1 downto 0);
                               out STD_LOGIC_VECTOR(width-1 downto 0));
              q:
   end component;
   component flopr generic(width: integer);
      port(clk, reset: in STD LOGIC;
              d: in STD_LOGIC_VECTOR(width-1 downto 0);
q: out STD_LOGIC_VECTOR(width-1 downto 0));
```

```
end component;
  component mux2 generic(width: integer);
    port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
                in STD LOGIC;
         у:
                 out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
  component mux3 generic(width: integer);
    port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
              in STD_LOGIC_VECTOR(1 downto 0);
                     out STD LOGIC VECTOR(width-1 downto 0));
         у:
  end component;
  component shifter -- LSL
    port(a: in STD_LOGIC_VECTOR(31 downto 0);
         shamt: in STD_LOGIC_VECTOR(4 downto 0);
shtype: in STD_LOGIC_VECTOR(1 downto 0);
               out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  signal PCNext, PC: STD_LOGIC_VECTOR(31 downto 0);
  signal ExtImm, SrcA, SrcB: STD_LOGIC_VECTOR(31 downto 0);
 signal Result:

signal Data, RD1, RD2, A:

signal ALUResult, ALUOut:

signal RA1, RA2:

SID_LOGIC_VECTOR(31 downto 0);

STD_LOGIC_VECTOR(31 downto 0);
  signal Result:
                                    STD_LOGIC_VECTOR(31 downto 0);
  signal srcBshifted, ALUResultOut:STD_LOGIC_VECTOR(31 downto 0); -- ASR,
ROR
begin
 -- next PC logic
  pcreq: flopenr generic map(32)
    port map(clk, reset, PCWrite, Result, PC);
  -- memory logic
  adrmux: mux2 generic map(32)
    port map(PC, ALUOut, AdrSrc, Adr);
  ir: flopenr generic map(32)
    port map(clk, reset, IRWrite, ReadData, Instr);
  datareg: flopr generic map(32)
    port map(clk, reset, ReadData, Data);
  -- register file logic
  ralmux: mux2 generic map (4)
    port map(Instr(19 downto 16), "1111", RegSrc(0), RA1);
  ra2mux: mux2 generic map (4) port map(Instr(3 downto 0),
              Instr(15 downto 12), RegSrc(1), RA2);
  rf: regfile port map(clk, RegWrite, RA1, RA2,
                       Instr(15 downto 12), Result, Result,
                       RD1, RD2);
  srcareg: flopr generic map(32)
    port map(clk, reset, RD1, A);
  wdreg: flopr generic map(32)
    port map(clk, reset, RD2, WriteData);
  ext: extend port map(Instr(23 downto 0), ImmSrc, ExtImm);
  -- ALU logic
```

```
srcamux: mux2 generic map(32)
   port map(A, PC, ALUSrcA, SrcA);
 -- ASR, ROR
  srcbmux: mux3 generic map (32)
    port map(srcBshifted, ExtImm, 32X"00000004", ALUSrcB, SrcB);
  sh: shifter port map(WriteData, Instr(11 downto 7), Instr(6 downto 5),
  i_alu: alu port map(SrcA, SrcB, ALUControl, ALUResult, ALUFlags, carry);
  aluresultmux: mux2 generic map(32)
    port map(ALUResult, SrcB, Shift, ALUResultOut);
  aluoutreg: flopr generic map (32)
    port map(clk, reset, ALUResultOut, ALUOut);
 resmux: mux3 generic map(32)
    port map(ALUOut, Data, ALUResultOut, ResultSrc, Result);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity regfile is -- three-port register file
 port(clk:
                     in STD_LOGIC;
                     in STD_LOGIC;
       we3:
       ra1, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
       wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
       rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of regfile is
 type ramtype is array (31 downto 0) of
    STD_LOGIC_VECTOR(31 downto 0);
  signal mem: ramtype;
begin
 process(clk) begin
    if rising_edge(clk) then
       if we3 = '1' then mem(to_integer(wa3)) <= wd3;</pre>
       end if;
    end if;
 end process;
  process(all) begin
    if (to integer(ra1) = 15) then rd1 \leftarrow r15;
    else rd1 <= mem(to_integer(ra1));</pre>
    end if;
    if (to_integer(ra2) = 15) then rd2 <= r15;</pre>
    else rd2 <= mem(to_integer(ra2));</pre>
    end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity adder is -- adder
 port(a, b: in STD LOGIC VECTOR(31 downto 0);
          out STD_LOGIC_VECTOR(31 downto 0));
end;
```

```
architecture behave of adder is
begin
 y \le a + b;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity extend is
 port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
       ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
       ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of extend is
begin
 process(all) begin
    case ImmSrc is
     when "00" => ExtImm <= (X"000000", Instr(7 downto 0));</pre>
     when "01" => ExtImm <= (X"00000", Instr(11 downto 0));
      when "10" \Rightarrow ExtImm \Leftarrow (Instr(23), Instr(23), Instr(23),
        Instr(23), Instr(23), Instr(23), Instr(23 downto 0), "00");
      when others => ExtImm <= X"-----;
    end case;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopenr is -- flip-flop with enable and asynchronous reset
 generic(width: integer);
 port(clk, reset, en: in STD_LOGIC;
       d:
                   in STD_LOGIC_VECTOR(width-1 downto 0);
                   out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopenr is
 process(clk, reset) begin
    if reset then q <= (others => '0');
    elsif rising_edge(clk) then
     if en then
       q <= d;
     end if;
    end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopr is -- flip-flop with asynchronous reset
 generic(width: integer);
 port(clk, reset: in STD_LOGIC;
       d:
                  in STD_LOGIC_VECTOR(width-1 downto 0);
                  out STD LOGIC VECTOR(width-1 downto 0));
       q:
end;
```

```
architecture asynchronous of flopr is
begin
 process(clk, reset) begin
    if reset then q <= (others => '0');
    elsif rising_edge(clk) then
     q \ll d;
    end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is -- two-input multiplexer
 generic(width: integer);
 port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
            in STD_LOGIC;
       s:
       y:
              out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux2 is
 y \ll d1 when s else d0;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux3 is -- three-input multiplexer
 generic(width: integer);
 port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                  in STD_LOGIC_VECTOR(1 downto 0);
       s:
                   out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
architecture behave of mux3 is
begin
 process(all) begin
    case s is
     when "00" => y <= d0;
     when "01" => y <= d1;
when "10" => y <= d2;
     when others \Rightarrow y \iff d0;
   end case;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
               in STD_LOGIC_VECTOR(31 downto 0);
 port(a, b:
      ALUControl: in STD_LOGIC_VECTOR(2 downto 0); -- SBC
       Result: buffer STD LOGIC VECTOR(31 downto 0);
      ALUFlags: out STD_LOGIC_VECTOR(3 downto 0);
       carry: in STD_LOGIC); -- SBC
```

```
end;
architecture behave of alu is
 signal condinvb: STD LOGIC VECTOR(31 downto 0);
 signal sum: STD_LOGIC_VECTOR(32 downto 0);
 signal neg, zero, carryout, overflow: STD_LOGIC;
 signal carryin: STD_LOGIC; -- SBC
begin
 carryin <= carry when ALUControl(2) else ALUControl(0);</pre>
 condinvb <= not b when ALUControl(0) else b;</pre>
 sum <= ('0', a) + ('0', condinvb) + carryin;
 process(all) begin
    case? ALUControl(1 downto 0) is
     when "0-" \Rightarrow result \leq sum(31 downto 0);
      when "10" \Rightarrow result \Leftarrow a and b;
      when "11" => result <= a or b;
      when others => result <= (others => '-');
    end case?;
 end process;
         <= Result(31);
 neg
         <= '1' when (Result = 0) else '0';
 carryout <= (not ALUControl(1)) and sum(32);</pre>
  overflow <= (not ALUControl(1)) and</pre>
            (not (a(31) \times b(31) \times ar ALUControl(0))) and
             (a(31) xor sum(31));
 ALUFlags
            <= (neg, zero, carryout, overflow);
end;
-- shifter needed for ASR, ROR
library IEEE; use IEEE.STD LOGIC 1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity shifter is
 port(a: in STD_LOGIC_VECTOR(31 downto 0);
       shamt: in STD_LOGIC_VECTOR(4 downto 0);
       shtype: in STD_LOGIC_VECTOR(1 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
architecture behave of shifter is
begin
 process (all) begin
    case shtype is
      when "10" =>
                   y <= TO_STDLOGICVECTOR(TO_BITVECTOR(a) sra
TO INTEGER(shamt));
      when "11" \Rightarrow y \Leftarrow ( (TO_STDLOGICVECTOR(TO_BITVECTOR(a) srl
TO_INTEGER(shamt))) or (TO_STDLOGICVECTOR(TO_BITVECTOR(a) sll (32-
TO_INTEGER(shamt)))));
     when others => y <= a;
   end case;
 end process;
end;
```

Test ARM assembly

```
// If successful, it should write the value 0x2FFFFFFE to address 0x58
   ; R3 = 0

SUB R4, R3, #30

ASR R5, R4, #1

TST R4, R5

ADDATE:
MAIN
    TST R4, R5 ; set flags based on R4 & R5: NZCV=1000 ADDMIS R6, R4, R5 ; R6 = -30 + (-15) = -45 (0 \times FFFFFFD3) if N = 1
 (should happen)
                                           ; also set flags: NZCV=1010
; R7 = -15 ' ' ' ' ' '
    SBCS R7, R5, R6
                                                      ; R7 = -15 - (-45) - 0 = 30 (0x1E)
    ; also set flags: NZCV = 0010

ADDS R3, R3, #25

; R3 = 25, set flags: NZCV = 0000

SBC R8, R7, R5

; R8 = 30 - (-15) - 1 = 44 (0x2c)

ROR R9, R4, #4

; R9 = 0xFFFFFFE2 ROR 4 = 0x2FFFFFE

STR R9, [R8, #0x2c]

; mem[0x30] <= 0x2FFFFFFE
;0x00 E04F300F SUB
                                                      R3, PC, PC
;0x00 E04F300F SUB R3,PC,PC
;0x04 E243401E SUB R4,R3,#0x1E
;0x08 E1A050C4 ASR R5,R4,#1
;0x0C E1140005 TST R4,R5
;0x10 40946005 ADDMIS R6,R4,R5
;0x14 E0D57006 SBCS R7,R5,R6
;0x18 E2933019 ADDS R3,R3,#0x19
;0x1C E0C78005 SBC R8,R7,R5
;0x20 E1A09264 ROR R9,R4,#4
;0x24 E588902C STR R9,[R8,#0x2C
ex7.27_memfile.dat
E04F300F
E243401E
E1A050C4
E1140005
40946005
```

Exercise 7.28


E0D57006 E2933019 E0C78005 E1A09264 E588902C

In cycle 5, R1 is being both read and written. R1 is written by the MOV instruction and read (in the second half of the cycle) by the STR instruction.


Exercise 7.29

In cycle 5, R0 is being written (by ADD) and registers R2 and R5 are being read (by ORR).

Exercise 7.30



Exercise 7.31



Exercise 7.32

34 cycles are required for the pipelined ARM processor to issue all of the instructions: 2 cycles for the first two MOV instructions, 6 cycles for each of the 5 loop iterations (4 for fetching instructions and 2 for the branch delay penalty), and 2 for the final CMP and BEQ that branches out of the loop.

The number of instructions fetched is 2 + 5*4 + 2 = 24 instructions. Thus, CPI is 34 c.c./24 instr = **1.42**.

Exercise 7.33

75 cycles are required for the pipelined ARM processor to issue all of the instructions: 3 cycles for the first three MOV instructions, 7 cycles for each of the 10 loop iterations (5 for fetching instructions and 2 for the branch delay penalty), and 2 for the final CMP and BEQ that branches out of the loop.

The number of instructions fetched is 3 + 10*5 + 2 = 55 instructions. Thus, CPI is 75 c.c./55 instr **= 1.36**.


Exercise 7.34

Changes to the pipelined processor for the EOR instruction.


ALU Decoder truth table:

ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{2:0}	FlagW _{1:0}
0	Χ	Χ	Not DP	0 00	00
1	0100	0	ADD	000	00
		1			11
	0010	0	SUB	0 01	00
		1			11
	0000	0	AND	0 10	00
		1			10
	1100	0	ORR	0 11	00
		1			10
	0001	0	EOR	100	00
		1			10

ALU



Datapath



Control

SOLUTIONS chapter 7

(c) Conditional Logic

Exercise 7.35

(b) Decode


Changes to the pipelined processor for the CMN instruction.

ALU Decoder truth table


ALUOp	Funct _{4:1} (cmd)	Funct ₀ (S)	Notes	ALUControl _{1:0}	FlagW _{1:0}	NoWrite
0	Χ	Χ	Not DP	00	00	0
1	0100	0	ADD	00	00	0
		1			11	0
	0010	0	SUB	01	00	0
		1			11	0
	0000	0	AND	10	00	0
		1			10	0

1100	0	ORR	11	00	0
	1			10	0
1011	1	CMN	00	11	1


Datapath



Control



Exercise 7.36



Flushing hardware changes to:

```
FlushE = LDRstall
FlushD = PCWrPendingF + PCSrcW + BranchTakenD
```

Exercise 7.37

She should work on the **register file** because it is the unit that's in the critical path (Decode stage) causing the cycle time (T_{c3}) to be 300 ps. The next longest paths are 290 ps (for the Fetch stage and for the Memory stage). Reducing the register file read delay by 5 ps (to 95 ps) reduces the cycle time to 290 ps (see Equation 7.5). Reducing the delay any more would not improve performance any further. Thus, t_{RFread} should be reduced to **95 ps**, and the resulting cycle time, T_{c3} , is $2(t_{RFread} + t_{setup}) = 2(95 + 50)$ ps = **290 ps**.

Exercise 7.38

No, the cycle time would not change if the **ALU were 20% faster**, because the ALU is not in the critical path.

No, the cycle time would not change if the **ALU were 20% slower**. With a 20% slowdown, the ALU's delay would be (120 ps)*1.2 = 144 ps. This would make the delay of the execute stage (40 + 2(25) + 144 + 50) ps = **284 ps** (see Equation 7.5). This still isn't longer than the current critical path (the Decode stage) which results in a cycle time of 300 ps.

Exercise 7.39

Suppose the ARM pipelined processor is divided into 10 stages of 400 ps each, including sequencing overhead. Assume the instruction mix of Example 7.7. Also assume that 50% of the loads are immediately followed by an instruction that uses the result, requiring six stalls, and that 30% of the branches are mispredicted. The target address of a branch instruction is not computed until the end of the second stage. Calculate the average CPI and execution time of computing 100 billion instructions from the SPECINT2000 benchmark for this 10-stage pipelined processor.

```
CPI = 0.25(1+0.5*6) + 0.1(1) + 0.13(1+0.3*1) + 0.52(1) = 1.789 \approx 1.8

Execution Time = (100 \times 10^9 \text{ instructions})(1.789 \text{ cycles/instruction})(400 \times 10^{-12} \text{ s/cycle}) = 71.56 \text{ s}

\approx 72 s
```

Exercise 7.40

SystemVerilog

```
// ARM pipelined processor
module testbench();
 logic
               clk;
 logic
              reset;
 logic [31:0] WriteData, DataAdr;
             MemWrite;
 logic
  // instantiate device to be tested
 top dut(clk, reset, WriteData, DataAdr, MemWrite);
  // initialize test
  initial
   begin
      reset <= 1; # 22; reset <= 0;
   end
  // generate clock to sequence tests
  always
   begin
      clk <= 1; # 5; clk <= 0; # 5;
   end
  // check results
  always @(negedge clk)
   begin
      if (MemWrite) begin
        if(DataAdr === 100 & WriteData === 7) begin
          $display("Simulation succeeded");
```

```
$stop;
       end else if (DataAdr !== 96) begin
         $display("Simulation failed");
       end
     end
   end
endmodule
module top(input logic clk, reset,
          output logic [31:0] WriteDataM, DataAdrM,
          logic [31:0] PCF, InstrF, ReadDataM;
 // instantiate processor and memories
 arm arm(clk, reset, PCF, InstrF, MemWriteM, DataAdrM,
         WriteDataM, ReadDataM);
 imem imem(PCF, InstrF);
 dmem dmem(clk, MemWriteM, DataAdrM, WriteDataM, ReadDataM);
endmodule
module dmem(input logic clk, we,
           input logic [31:0] a, wd,
           output logic [31:0] rd);
 logic [31:0] RAM[2097151:0];
 initial
     $readmemh("memfile.dat",RAM);
 assign rd = RAM[a[22:2]]; // word aligned
 always_ff @(posedge clk)
   if (we) RAM[a[22:2]] \le wd;
endmodule
module imem(input logic [31:0] a,
           output logic [31:0] rd);
 logic [31:0] RAM[2097151:0];
 initial
     $readmemh("memfile.dat",RAM);
 assign rd = RAM[a[22:2]]; // word aligned
endmodule
module arm(input logic
                            clk, reset,
          output logic [31:0] PCF,
          input logic [31:0] InstrF,
          output logic MemWriteM,
          output logic [31:0] ALUOutM, WriteDataM,
          input logic [31:0] ReadDataM);
```

```
logic [1:0] RegSrcD, ImmSrcD, ALUControlE;
            ALUSrcE, BranchTakenE, MemtoRegW, PCSrcW, RegWriteW;
  logic
  logic [3:0] ALUFlagsE;
  logic [31:0] InstrD;
  logic RegWriteM, MemtoRegE, PCWrPendingF;
  logic [1:0] ForwardAE, ForwardBE;
  logic StallF, StallD, FlushD, FlushE;
logic Match_1E_M, Match_1E_W, Match_2E_M, Match_2E_W,
Match_12D_E;
  controller c(clk, reset, InstrD[31:12], ALUFlagsE,
                RegSrcD, ImmSrcD,
                ALUSrcE, BranchTakenE, ALUControlE,
                MemWriteM,
                MemtoRegW, PCSrcW, RegWriteW,
                RegWriteM, MemtoRegE, PCWrPendingF,
                FlushE);
  datapath dp(clk, reset,
               RegSrcD, ImmSrcD,
               ALUSrcE, BranchTakenE, ALUControlE,
               MemtoRegW, PCSrcW, RegWriteW,
               PCF, InstrF, InstrD,
               ALUOutM, WriteDataM, ReadDataM,
               ALUFlagsE,
               Match_1E_M, Match_1E_W, Match_2E_M, Match_2E_W,
Match_12D_E,
               ForwardAE, ForwardBE, StallF, StallD, FlushD);
  hazard h(clk, reset, Match_1E_M, Match_1E_W, Match_2E_M, Match_2E_W,
Match_12D_E,
            RegWriteM, RegWriteW, BranchTakenE, MemtoRegE,
            PCWrPendingF, PCSrcW,
            ForwardAE, ForwardBE,
            StallF, StallD, FlushD, FlushE);
endmodule
module controller(input logic
                                   clk, reset,
                   input logic [31:12] InstrD,
                   input logic [3:0] ALUFlagsE,
                   output logic [1:0] RegSrcD, ImmSrcD,
output logic ALUSrcE, BranchTakenE,
output logic [1:0] ALUControlE,
                   output logic MemWriteM, output logic MemtoRegW, PCSrcW, RegWriteW,
                   // hazard interface
                   output logic RegWriteM, MemtoRegE,
output logic PCWrPendingF,
input logic FlushE);
  logic [9:0] controlsD;
  logic CondExE, ALUOpD;
  logic [1:0] ALUControlD;
  logic ALUSrcD;
```

```
logic
            MemtoRegD, MemtoRegM;
            RegWriteD, RegWriteE, RegWriteGatedE;
 logic
           MemWriteD, MemWriteE, MemWriteGatedE;
 logic
 logic BranchD, BranchE;
 logic [1:0] FlagWriteD, FlagWriteE;
 logic     PCSrcD, PCSrcE, PCSrcM;
 logic [3:0] FlagsE, FlagsNextE, CondE;
 // Decode stage
 always_comb
     casex(InstrD[27:26])
       2'b00: if (InstrD[25]) controlsD = 10'b0000101001; // DP imm
             2'b01: if (InstrD[20]) controlsD = 10'b0001111000; // LDR
             2'b10:
       default:
unimplemented
     endcase
 assign {RegSrcD, ImmSrcD, ALUSrcD, MemtoRegD,
        RegWriteD, MemWriteD, BranchD, ALUOpD} = controlsD;
 always_comb
   if (ALUOpD) begin
                                  // which Data-processing Instr?
     case(InstrD[24:21])
        4'b0100: ALUControlD = 2'b00; // ADD
        4'b0010: ALUControlD = 2'b01; // SUB
       4'b0000: ALUControlD = 2'b10; // AND
        4'b1100: ALUControlD = 2'b11; // ORR
        default: ALUControlD = 2'bx; // unimplemented
     endcase
     FlagWriteD[1] = InstrD[20]; // update N and Z Flags if S bit is
set
     FlagWriteD[0] = InstrD[20] & (ALUControlD == 2'b00 | ALUControlD
== 2'b01);
   end else begin
ALUControlD = 2'b00;  // perform addition for non-
dataprocessing instr
     FlagWriteD = 2'b00;
                                 // don't update Flags
   end
 assign PCSrcD = (((InstrD[15:12] == 4'b1111) \& RegWriteD) |
BranchD);
 // Execute stage
 floprc #(7) flushedregsE(clk, reset, FlushE,
                        {FlagWriteD, BranchD, MemWriteD, RegWriteD,
PCSrcD, MemtoRegD},
                        {FlagWriteE, BranchE, MemWriteE, RegWriteE,
PCSrcE, MemtoRegE});
 flopr #(3) regsE(clk, reset,
                  {ALUSrcD, ALUControlD},
```

```
{ALUSrcE, ALUControlE});
 flopr #(4) condregE(clk, reset, InstrD[31:28], CondE);
 flopr #(4) flagsreg(clk, reset, FlagsNextE, FlagsE);
 // write and Branch controls are conditional
 conditional Cond(CondE, FlagsE, ALUFlagsE, FlagWriteE, CondExE,
FlagsNextE);
 assign BranchTakenE = BranchE & CondExE;
 assign RegWriteGatedE = RegWriteE & CondExE;
 assign MemWriteGatedE = MemWriteE & CondExE;
 assign PCSrcGatedE = PCSrcE & CondExE;
 // Memory stage
 flopr #(4) regsM(clk, reset,
                 {MemWriteGatedE, MemtoRegE, RegWriteGatedE,
PCSrcGatedE},
                  {MemWriteM, MemtoRegM, RegWriteM, PCSrcM});
 // Writeback stage
 flopr #(3) regsW(clk, reset,
                  {MemtoRegM, RegWriteM, PCSrcM},
                  {MemtoRegW, RegWriteW, PCSrcW});
 // Hazard Prediction
 assign PCWrPendingF = PCSrcD | PCSrcE | PCSrcM;
endmodule
module conditional(input logic [3:0] Cond,
                  input logic [3:0] Flags,
                  input logic [3:0] ALUFlags,
                  input logic [1:0] FlagsWrite,
                  output logic CondEx,
                  output logic [3:0] FlagsNext);
 logic neg, zero, carry, overflow, ge;
 assign {neg, zero, carry, overflow} = Flags;
 assign ge = (neg == overflow);
 always_comb
   case (Cond)
     4'b1001: CondEx = \sim(carry & \simzero); // LS
     4'b1010: CondEx = ge; // GE
```

```
4'b1011: CondEx = ~ge;
                                        // LT
     4'b1100: CondEx = ~zero & ge;
                                       // GT
     4'b1101: CondEx = \sim(\simzero & ge); // LE
     4'b1110: CondEx = 1'b1; // Always default: CondEx = 1'bx; // undefined
   endcase
 assign FlagsNext[3:2] = (FlagsWrite[1] & CondEx) ? ALUFlags[3:2] :
Flags[3:2];
 assign FlagsNext[1:0] = (FlagsWrite[0] & CondEx) ? ALUFlags[1:0] :
Flags[1:0];
endmodule
input logic ALUSrcE, BranchTakenE,
               input logic [1:0] ALUControlE,
               input logic MemtoRegW, PCSrcW, RegWriteW,
               output logic [31:0] PCF,
               input logic [31:0] InstrF,
               output logic [31:0] InstrD,
               output logic [31:0] ALUOutM, WriteDataM,
               input logic [31:0] ReadDataM,
               output logic [3:0] ALUFlagsE,
               // hazard logic
               output logic
                             Match_1E_M, Match_1E_W, Match_2E_M,
Match_2E_W, Match_12D_E,
               input logic [1:0] ForwardAE, ForwardBE,
               input logic StallF, StallD, FlushD);
 logic [31:0] PCPlus4F, PCnext1F, PCnextF;
 logic [31:0] ExtImmD, rd1D, rd2D, PCPlus8D;
 logic [31:0] rd1E, rd2E, ExtImmE, SrcAE, SrcBE, WriteDataE, ALUResultE;
 logic [31:0] ReadDataW, ALUOutW, ResultW;
 logic [3:0] RA1D, RA2D, RA1E, RA2E, WA3E, WA3M, WA3W;
 logic
             Match_1D_E, Match_2D_E;
 // Fetch stage
 mux2 #(32) pcnextmux(PCPlus4F, ResultW, PCSrcW, PCnext1F);
 mux2 #(32) branchmux(PCnext1F, ALUResultE, BranchTakenE, PCnextF);
 flopenr #(32) pcreg(clk, reset, ~StallF, PCnextF, PCF);
 adder #(32) pcadd(PCF, 32'h4, PCPlus4F);
 // Decode Stage
 assign PCPlus8D = PCPlus4F; // skip register
 flopenrc #(32) instrreg(clk, reset, ~StallD, FlushD, InstrF, InstrD);
 mux2 #(4) ralmux(InstrD[19:16], 4'b1111, RegSrcD[0], RA1D);
 mux2 \# (4) ra2mux(InstrD[3:0], InstrD[15:12], RegSrcD[1], RA2D);
 regfile rf(clk, RegWriteW, RA1D, RA2D,
                WA3W, ResultW, PCPlus8D,
                rd1D, rd2D);
 extend ext(InstrD[23:0], ImmSrcD, ExtImmD);
```

```
// Execute Stage
  flopr #(32) rdlreg(clk, reset, rdlD, rdlE);
  flopr #(32) rd2reg(clk, reset, rd2D, rd2E);
  flopr #(32) immreg(clk, reset, ExtImmD, ExtImmE);
  flopr #(4) wa3ereg(clk, reset, InstrD[15:12], WA3E);
  flopr #(4) ralreg(clk, reset, RA1D, RA1E);
  flopr #(4) ra2reg(clk, reset, RA2D, RA2E);
  mux3 #(32) byp1mux(rd1E, ResultW, ALUOutM, ForwardAE, SrcAE);
  mux3 #(32) byp2mux(rd2E, ResultW, ALUOutM, ForwardBE, WriteDataE);
  mux2 #(32) srcbmux(WriteDataE, ExtImmE, ALUSrcE, SrcBE);
         alu(SrcAE, SrcBE, ALUControlE, ALUResultE, ALUFlagsE);
  alu
  // Memory Stage
  flopr #(32) aluresreg(clk, reset, ALUResultE, ALUOutM);
  flopr #(32) wdreg(clk, reset, WriteDataE, WriteDataM);
  flopr #(4) wa3mreg(clk, reset, WA3E, WA3M);
  // Writeback Stage
  flopr #(32) aluoutreg(clk, reset, ALUOutM, ALUOutW);
  flopr #(32) rdreg(clk, reset, ReadDataM, ReadDataW);
  flopr #(4) wa3wreg(clk, reset, WA3M, WA3W);
  mux2 #(32) resmux(ALUOutW, ReadDataW, MemtoRegW, ResultW);
  // hazard comparison
  eqcmp #(4) m0(WA3M, RA1E, Match_1E_M);
  eqcmp #(4) m1(WA3W, RA1E, Match_1E_W);
  eqcmp #(4) m2(WA3M, RA2E, Match_2E_M);
  egcmp #(4) m3(WA3W, RA2E, Match 2E W);
  eqcmp #(4) m4a(WA3E, RA1D, Match_1D_E);
  eqcmp #(4) m4b(WA3E, RA2D, Match_2D_E);
  assign Match_12D_E = Match_1D_E | Match_2D_E;
endmodule
Match_2E_W, Match_12D_E,
              input logic RegWriteM, RegWriteW,
input logic BranchTakenE, MemtoRegE,
input logic PCWrPendingF, PCSrcW,
              output logic [1:0] ForwardAE, ForwardBE,
              output logic StallF, StallD,
output logic FlushD, FlushE);
  logic ldrStallD;
  // forwarding logic
  always_comb begin
    if (Match_1E_M & RegWriteM) ForwardAE = 2'b10;
    else if (Match_1E_W & RegWriteW) ForwardAE = 2'b01;
    else
                                    ForwardAE = 2'b00;
    if (Match_2E_M & RegWriteM) ForwardBE = 2'b10;
    else if (Match_2E_W & RegWriteW) ForwardBE = 2'b01;
```

```
else
                                    ForwardBE = 2'b00;
  end
  // stalls and flushes
  // Load RAW
  // when an instruction reads a register loaded by the previous,
  // stall in the decode stage until it is ready
  // Branch hazard
  // When a branch is taken, flush the incorrectly fetched instrs
 // from decode and execute stages
 // PC Write Hazard
 // When the PC might be written, stall all following instructions
     by stalling the fetch and flushing the decode stage
 // when a stage stalls, stall all previous and flush next
 assign ldrStallD = Match_12D_E & MemtoRegE;
 assign StallD = ldrStallD;
 assign StallF = ldrStallD | PCWrPendingF;
 assign FlushE = ldrStallD | BranchTakenE;
 assign FlushD = PCWrPendingF | PCSrcW | BranchTakenE;
endmodule
module regfile(input logic
                                  clk,
              input logic
                                  we3,
              input logic [3:0] ra1, ra2, wa3,
              input logic [31:0] wd3, r15,
              output logic [31:0] rd1, rd2);
 logic [31:0] rf[14:0];
 // three ported register file
  // read two ports combinationally
 // write third port on falling edge of clock (midcycle)
 // so that writes can be read on same cycle
 // register 15 reads PC+8 instead
 always_ff @(negedge clk)
   if (we3) rf[wa3] \le wd3;
  assign rd1 = (ra1 == 4'b1111) ? r15 : rf[ra1];
  assign rd2 = (ra2 == 4'b1111) ? r15 : rf[ra2];
endmodule
module extend(input logic [23:0] Instr,
              input logic [1:0] ImmSrc,
              output logic [31:0] ExtImm);
 always_comb
   case(ImmSrc)
     2'b00: ExtImm = \{24'b0, Instr[7:0]\}; // 8-bit unsigned immediate
      2'b01: ExtImm = {20'b0, Instr[11:0]}; // 12-bit unsigned immediate
      2'b10: ExtImm = \{\{6\{Instr[23]\}\}\}, Instr[23:0], 2'b00\}; // Branch
```

```
default: ExtImm = 32'bx; // undefined
   endcase
endmodule
module alu(input logic [31:0] a, b,
         input logic [1:0] ALUControl,
         output logic [31:0] Result,
         output logic [3:0] Flags);
 logic neg, zero, carry, overflow;
 logic [31:0] condinvb;
 logic [32:0] sum;
 assign condinvb = ALUControl[0] ? ~b : b;
 assign sum = a + condinvb + ALUControl[0];
 always_comb
   casex (ALUControl[1:0])
     2'b0?: Result = sum;
     2'b10: Result = a & b;
     2'b11: Result = a | b;
   endcase
 assign overflow = (ALUControl[1] == 1'b0) & \sim (a[31] ^ b[31] ^
ALUControl[0]) &
                                          (a[31] ^ sum[31]);
 assign Flags = {neg, zero, carry, overflow};
endmodule
module adder #(parameter WIDTH=8)
            (input logic [WIDTH-1:0] a, b,
             output logic [WIDTH-1:0] y);
 assign y = a + b;
endmodule
input logic [WIDTH-1:0] d,
               output logic [WIDTH-1:0] q);
 always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else if (en) q \ll d;
endmodule
module flopr #(parameter WIDTH = 8)
            (input logic clk, reset,
             input logic [WIDTH-1:0] d,
             output logic [WIDTH-1:0] q);
```

```
always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else
          q <= d;
endmodule
module flopenrc #(parameter WIDTH = 8)
               (input logic
                                      clk, reset, en, clear,
                input logic [WIDTH-1:0] d,
                output logic [WIDTH-1:0] q);
 always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else if (en)
     if (clear) q \ll 0;
     else q \ll d;
endmodule
module floprc #(parameter WIDTH = 8)
                                    clk, reset, clear,
             (input logic
              input logic [WIDTH-1:0] d,
              output logic [WIDTH-1:0] q);
 always_ff @(posedge clk, posedge reset)
   if (reset) q \ll 0;
   else
     if (clear) q \ll 0;
     else q \ll d;
endmodule
module mux2 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1,
             input logic
             output logic [WIDTH-1:0] y);
 assign y = s ? d1 : d0;
endmodule
module mux3 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1, d2,
             input logic [1:0] s,
             output logic [WIDTH-1:0] y);
 assign y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module eqcmp #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] a, b,
             output logic
                                    y);
 assign y = (a == b);
endmodule
```

VHDL

```
library IEEE;
use IEEE.STD LOGIC 1164.all; use IEEE.NUMERIC STD UNSIGNED.all;
entity testbench is
end;
architecture test of testbench is
  component top
   port(clk, reset:
                       in STD_LOGIC;
        WriteDataM, DataAdrM: out STD_LOGIC_VECTOR(31 downto 0);
                     out STD_LOGIC);
 end component;
 signal WriteData, DataAdr: STD_LOGIC_VECTOR(31 downto 0);
 signal clk, reset, MemWrite: STD_LOGIC;
begin
  -- instantiate device to be tested
 dut: top port map(clk, reset, WriteData, DataAdr, MemWrite);
 -- Generate clock with 10 ns period
 process begin
   clk <= '1';
   wait for 5 ns;
   clk <= '0';
   wait for 5 ns;
 end process;
  -- Generate reset for first two clock cycles
 process begin
   reset <= '1';
   wait for 22 ns;
   reset <= '0';
   wait;
 end process;
  -- check that 7 gets written to address 84
  -- at end of program
 process (clk) begin
   if (clk'event and clk = '0' and MemWrite = '1') then
      if (to\_integer(DataAdr) = 100 and
         to_integer(WriteData) = 7) then
       report "NO ERRORS: Simulation succeeded" severity failure;
     elsif (DataAdr /= 96) then
       report "Simulation failed" severity failure;
     end if;
   end if;
 end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.NUMERIC_STD_UNSIGNED.all;
```

```
entity top is -- top-level design for testing
 port(clk, reset: in STD_LOGIC;
      WriteDataM, DataAdrM: buffer STD_LOGIC_VECTOR(31 downto 0);
      MemWriteM: buffer STD LOGIC);
end;
architecture test of top is
 component arm
   port(clk, reset: in STD_LOGIC;
                            out STD_LOGIC_VECTOR(31 downto 0);
        PCF:
        InstrF:
                            in STD_LOGIC_VECTOR(31 downto 0);
        MemWriteM: out STD_LOGIC;
        ALUOutM, WriteDataM: out STD_LOGIC_VECTOR(31 downto 0);
                   in STD_LOGIC_VECTOR(31 downto 0));
        ReadDataM:
 end component;
 component imem
   port(a: in STD_LOGIC_VECTOR(31 downto 0);
        rd: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
  component dmem
   port(clk, we: in STD_LOGIC;
        a, wd: in STD_LOGIC_VECTOR(31 downto 0);
        rd:
                 out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 signal PCF, InstrF, ReadDataM: STD_LOGIC_VECTOR(31 downto 0);
begin
 -- instantiate processor and memories
 i_arm: arm port map(clk, reset, PCF, InstrF, MemWriteM, DataAdrM,
                     WriteDataM, ReadDataM);
 i_imem: imem port map(PCF, InstrF);
 i_dmem: dmem port map(clk, MemWriteM, DataAdrM, WriteDataM, ReadDataM);
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity imem is -- instruction memory
 port(a: in STD_LOGIC_VECTOR(31 downto 0);
      rd: out STD LOGIC VECTOR(31 downto 0));
architecture behave of imem is -- instruction memory
begin
 process is
   file mem file: TEXT;
   variable L: line;
   variable ch: character;
   variable i, index, result: integer;
   type ramtype is array (63 downto 0) of
                   STD_LOGIC_VECTOR(31 downto 0);
   variable mem: ramtype;
 begin
   -- initialize memory from file
   for i in 0 to 63 loop -- set all contents low
     mem(i) := (others => '0');
```

```
end loop;
    index := 0;
    FILE_OPEN(mem_file, "memfile.dat", READ_MODE);
    while not endfile (mem file) loop
      readline(mem_file, L);
      result := 0;
      for i in 1 to 8 loop
        read(L, ch);
        if '0' <= ch and ch <= '9' then
            result := character'pos(ch) - character'pos('0');
        elsif 'a' <= ch and ch <= 'f' then
           result := character'pos(ch) - character'pos('a')+10;
        elsif 'A' <= ch and ch <= 'F' then
           result := character'pos(ch) - character'pos('A')+10;
        else report "Format error on line " & integer'image(index)
             severity error;
        end if;
        mem(index)(35-i*4 downto 32-i*4) :=
         to_std_logic_vector(result, 4);
      end loop;
      index := index + 1;
    end loop;
    -- read memory
    loop
      rd <= mem(to_integer(a(7 downto 2)));</pre>
     wait on a;
    end loop;
 end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity dmem is -- data memory
 port(clk, we: in STD_LOGIC;
       a, wd: in STD_LOGIC_VECTOR(31 downto 0);
                out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of dmem is
begin
 process is
    type ramtype is array (63 downto 0) of
                    STD_LOGIC_VECTOR(31 downto 0);
    variable mem: ramtype;
 begin -- read or write memory
    loop
      if clk'event and clk = '1' then
          if (we = '1') then
            mem(to_integer(a(7 downto 2))) := wd;
          end if;
      end if;
      rd <= mem(to_integer(a(7 downto 2)));</pre>
```

```
wait on clk, a;
      end loop;
   end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity arm is -- pipelined processor
   port(clk, reset: in STD_LOGIC;
            PCF:
                                               out STD_LOGIC_VECTOR(31 downto 0);
           InstrF: in STD_LOGIC_VECTOR(31 downto 0);
MemWriteM: out STD_LOGIC;
            ALUOutM, WriteDataM: out STD_LOGIC_VECTOR(31 downto 0);
            ReadDataM: in STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of arm is
   component controller
      -- hazard interface
               RegWriteM: out STD_LOGIC;
MemtoRegE: out STD_LOGIC;
PCWrPendingF: out STD_LOGIC;
FlushE: in STD_LOGIC);
   end component;
   component datapath
      port(clk, reset: in STD_LOGIC;
RegSrcD, ImmSrcD: in STD_LOGIC_VECTOR(1 downto 0);
              RegSrcD, ImmSrcD: in STD_LOGIC_VECTOR(1 downto 0);
ALUSrcE: in STD_LOGIC;
BranchTakenE: in STD_LOGIC;
ALUControlE: in STD_LOGIC_VECTOR(1 downto 0);
MemtoRegW: in STD_LOGIC;
PCSrcW: in STD_LOGIC;
RegWriteW: in STD_LOGIC;
PCF: out STD_LOGIC_VECTOR(31 downto 0);
InstrF: in STD_LOGIC_VECTOR(31 downto 0);
InstrD: out STD_LOGIC_VECTOR(31 downto 0);
ALUOutM: out STD_LOGIC_VECTOR(31 downto 0);
WriteDataM: out STD_LOGIC_VECTOR(31 downto 0);
ReadDataM: out STD_LOGIC_VECTOR(31 downto 0);
ALUFlagsE: out STD_LOGIC_VECTOR(31 downto 0);
- hazard logic
               -- hazard logic

Match_1E_M: out STD_LOGIC;

Match_2E_M: out STD_LOGIC;
```

```
out STD_LOGIC;
            Match_2E_W:
            end component;
    omponent hazard

port(clk, reset: in STD_LOGIC;

   Match_1E_M: in STD_LOGIC;

   Match_1E_W: in STD_LOGIC;

   Match_2E_M: in STD_LOGIC;

   Match_2E_W: in STD_LOGIC;

   Match_12D_E: in STD_LOGIC;

   RegWriteM: in STD_LOGIC;

   RegWriteW: in STD_LOGIC;

   BranchTakenE: in STD_LOGIC;

   BranchTakenE: in STD_LOGIC;

   PCWrPendingF: in STD_LOGIC;

   PCSrcW: in STD_LOGIC;

   ForwardAE: out STD_LOGIC;

   ForwardBE: out STD_LOGIC_VECTOR(1 downto 0);

   StallF, StallD: out STD_LOGIC;

   FlushD, FlushE: out STD_LOGIC);

nd component;
  component hazard
  end component;
  signal RegSrcD, ImmSrcD, ALUControlE: STD_LOGIC_VECTOR(1 downto 0);
  signal ALUSrcE, BranchTakenE, MemtoRegW, PCSrcW, RegWriteW: STD_LOGIC;
  signal ALUFlagsE: STD_LOGIC_VECTOR(3 downto 0);
  signal InstrD: STD_LOGIC_VECTOR(31 downto 0);
  signal RegWriteM, MemtoRegE, PCWrPendingF: STD_LOGIC;
  signal ForwardAE, ForwardBE: STD_LOGIC_VECTOR(1 downto 0);
  signal StallF, StallD, FlushD, FlushE: STD LOGIC;
  signal Match_1E_M, Match_1E_W, Match_2E_M, Match_2E_W, Match_12D_E:
STD_LOGIC;
begin
  c: controller port map(clk, reset, InstrD(31 downto 12), ALUFlagsE,
                                  RegSrcD, ImmSrcD,
                                  ALUSrcE, BranchTakenE, ALUControlE,
                                  MemWriteM,
                                  MemtoRegW, PCSrcW, RegWriteW,
                                  RegWriteM, MemtoRegE, PCWrPendingF,
                                  FlushE);
  dp: datapath port map(clk, reset,
                                 RegSrcD, ImmSrcD,
                                 ALUSrcE, BranchTakenE, ALUControlE,
                                 MemtoRegW, PCSrcW, RegWriteW,
                                 PCF, InstrF, InstrD,
                                 ALUOutM, WriteDataM, ReadDataM,
                                 ALUFlagsE,
                                 Match_1E_M, Match_1E_W, Match_2E_M,
                                 Match_2E_W, Match_12D_E,
```

```
ForwardAE, ForwardBE, StallF, StallD, FlushD);
  h: hazard port map(clk, reset, Match_1E_M, Match_1E_W,
                               Match_2E_M, Match_2E_W, Match_12D_E,
                               RegWriteM, RegWriteW, BranchTakenE, MemtoRegE,
                               PCWrPendingF, PCSrcW,
                               ForwardAE, ForwardBE,
                               StallF, StallD, FlushD, FlushE);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity controller is -- pipelined control decoder
  port(clk, reset: in STD_LOGIC;
    InstrD: in STD_LOGIC_VECTOR(31 downto 12);
    ALUFlagsE: in STD_LOGIC_VECTOR(3 downto 0);
    RegSrcD, ImmSrcD: out STD_LOGIC_VECTOR(1 downto 0);
         ALUSrcE: out STD_LOGIC;
BranchTakenE: out STD_LOGIC;
ALUControlE: out STD_LOGIC_VECTOR(1 downto 0);
MemWriteM: out STD_LOGIC;
MemtoRegW: out STD_LOGIC;
PCSrcW: out STD_LOGIC;
RegWriteW: out STD_LOGIC;
          -- hazard interface
         RegWriteM: out STD_LOGIC;
MemtoRegE: out STD_LOGIC;
PCWrPendingF: out STD_LOGIC;
FlushE: in STD_LOGIC)
                                    in STD_LOGIC);
end;
architecture synth of controller is
   component flopr generic (width: integer);
     port(clk, reset: in STD_LOGIC;
    d: in STD_LOGIC_VECTOR(width-1 downto 0);
    q: out STD_LOGIC_VECTOR(width-1 downto 0));
   end component;
   component floprc generic(width: integer);
     port(clk, reset, clear: in STD_LOGIC;
             d:
                                        in STD_LOGIC_VECTOR(width-1 downto 0);
                                        out STD_LOGIC_VECTOR(width-1 downto 0));
             q:
   end component;
  component conditional

port(Cond: in STD_LOGIC_VECTOR(3 downto 0);

Flags: in STD_LOGIC_VECTOR(3 downto 0);

ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);

FlagsWrite: in STD_LOGIC_VECTOR(1 downto 0);

CondEx: out STD_LOGIC;

FlagsNext: out STD_LOGIC_VECTOR(3 downto 0);
  end component;
   signal controlsD: STD_LOGIC_VECTOR(9 downto 0);
   signal CondExE, ALUOpD: STD_LOGIC;
   signal ALUControlD: STD_LOGIC_VECTOR(1 downto 0);
   signal ALUSrcD: STD_LOGIC;
   signal MemtoRegD, MemtoRegM: STD LOGIC;
  signal RegWriteD, RegWriteE, RegWriteGatedE: STD_LOGIC;
   signal MemWriteD, MemWriteE, MemWriteGatedE: STD_LOGIC;
```

```
signal BranchD, BranchE: STD_LOGIC;
 signal FlagWriteD, FlagWriteE: STD_LOGIC_VECTOR(1 downto 0);
 signal PCSrcD, PCSrcE, PCSrcM: STD LOGIC;
  signal FlagsE, FlagsNextE, CondE: STD LOGIC VECTOR(3 downto 0);
 signal Funct: STD_LOGIC_VECTOR(5 downto 0);
 signal Rd: STD_LOGIC_VECTOR(3 downto 0);
 signal PCSrcGatedE: STD_LOGIC;
 signal FlushedValsEnext, FlushedValsE: STD_LOGIC_VECTOR(6 downto 0);
 signal ValsEnext, ValsE: STD_LOGIC_VECTOR(2 downto 0);
 signal ValsMnext, ValsM: STD_LOGIC_VECTOR(3 downto 0);
 signal ValsWnext, ValsW: STD_LOGIC_VECTOR(2 downto 0);
begin
 -- Decode stage
 -- Main Decoder
 process(all) begin
   case InstrD(27 downto 26) is
     when "00" => controlsD <= "0000101001" when InstrD(25) -- DP imm
                       else "0000001001"; -- DP reg
     else "0000001001"; -- DP n
when "01" => controlsD <= "0001111000" when InstrD(20) -- LDR
                            else "1001110100";
      when "10" => controlsD <= "0110100010";
                                                               -- STR
                                                                -- B
                                                                __
unimplemented
   end case;
 end process;
  (RegSrcD, ImmSrcD, ALUSrcD, MemtoRegD,
  RegWriteD, MemWriteD, BranchD, ALUOpD) <= controlsD;</pre>
  -- ALU Decoder
 Funct <= InstrD(25 downto 20);</pre>
 Rd <= InstrD(15 downto 12);</pre>
 process(all) begin
   if (ALUOpD) then
      case Funct (4 downto 1) is
        when "0100" => ALUControlD <= "00"; -- ADD
        when "0010" => ALUControlD <= "01"; -- SUB
        when "0000" \Rightarrow ALUControlD \Leftarrow "10"; -- AND
        when "1100" => ALUControlD <= "11"; -- ORR
        when others => ALUControlD <= "--"; -- unimplemented
      end case;
      FlagWriteD(1) <= Funct(0);</pre>
      FlagWriteD(0) <= Funct(0) and (not ALUControlD(1));</pre>
    else
      ALUControlD <= "00";
      FlagWriteD <= "00";</pre>
    end if;
  end process;
 PCSrcD <= ((and Rd) and RegWriteD) or BranchD;</pre>
-- Execute stage
 FlushedValsEnext <= (FlagWriteD, BranchD, MemWriteD, RegWriteD,
              PCSrcD, MemtoRegD);
```

```
ValsEnext <= (ALUSrcD, ALUControlD);</pre>
  flushedregsE: floprc generic map (7)
    port map(clk, reset, FlushE, FlushedValsEnext, FlushedValsE);
  regsE: flopr generic map (3)
    port map(clk, reset, ValsEnext, ValsE);
  condregE: flopr generic map (4)
    port map(clk, reset, InstrD(31 downto 28), CondE);
  flagsreg: flopr generic map (4)
    port map(clk, reset, FlagsNextE, FlagsE);
  (FlagWriteE, BranchE, MemWriteE, RegWriteE, PCSrcE, MemtoRegE) <=
FlushedValsE;
  (ALUSrcE, ALUControlE) <= ValsE;
  -- write and Branch controls are conditional
  Cond: conditional port map(CondE, FlagsE, ALUFlagsE, FlagWriteE,
CondExE, FlagsNextE);
  BranchTakenE <= BranchE and CondExE;</pre>
  RegWriteGatedE <= RegWriteE and CondExE;</pre>
  MemWriteGatedE <= MemWriteE and CondExE;</pre>
  PCSrcGatedE <= PCSrcE and CondExE;
  -- Memory stage
  ValsMnext <= (MemWriteGatedE, MemtoRegE, RegWriteGatedE, PCSrcGatedE);</pre>
  regsM: flopr generic map (4)
    port map(clk, reset, ValsMnext, ValsM);
  (MemWriteM, MemtoRegM, RegWriteM, PCSrcM) <= ValsM;
  -- Writeback stage
  ValsWnext <= (MemtoRegM, RegWriteM, PCSrcM);</pre>
  regsW: flopr generic map (3)
    port map(clk, reset, ValsWnext, ValsW);
  (MemtoRegW, RegWriteW, PCSrcW) <= ValsW;
  -- Hazard Prediction
  PCWrPendingF <= PCSrcD or PCSrcE or PCSrcM;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity conditional is
       (Cond: in STD_LOGIC_VECTOR(3 downto 0);
Flags: in STD_LOGIC_VECTOR(3 downto 0);
ALUFlags: in STD_LOGIC_VECTOR(3 downto 0);
FlagsWrite: in STD_LOGIC_VECTOR(1 downto 0);
CondEx: out STD_LOGIC;
  port (Cond:
       FlagsNext: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture behave of conditional is
  signal neg, zero, carry, overflow, ge: STD_LOGIC;
begin
  (neg, zero, carry, overflow) <= Flags;</pre>
  ge <= (neg xnor overflow);</pre>
```

```
process(all) begin -- Condition checking
      case Cond is
          when "0000" => CondEx <= zero;
           when "0001" => CondEx <= not zero;
           when "0010" \Rightarrow CondEx \Leftarrow carry;
           when "0011" => CondEx <= not carry;
          when "0100" \Rightarrow CondEx \Leftarrow neg;
          when "0101" \Rightarrow CondEx \Leftarrow not neg;
          when "0110" => CondEx <= overflow;
          when "0111" => CondEx <= not overflow;
          when "1000" => CondEx <= carry and (not zero);
          when "1001" => CondEx <= not(carry and (not zero));
          when "1010" \Rightarrow CondEx \Leftarrow ge;
          when "1011" => CondEx <= not ge;
          when "1100" => CondEx <= (not zero) and ge;
          when "1101" => CondEx <= not ((not zero) and ge);
          when "1110" => CondEx <= '1';
          when others => CondEx <= '-';
       end case;
   end process;
   FlagsNext(3 downto 2) <= ALUFlags(3 downto 2) when (FlagsWrite(1) and
CondEx) else Flags(3 downto 2);
   FlagsNext(1 downto 0) <= ALUFlags(1 downto 0) when (FlagsWrite(0) and
CondEx) else Flags(1 downto 0);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity datapath is
       port(clk, reset: in STD_LOGIC;
               RegSrcD, ImmSrcD: in STD_LOGIC_VECTOR(1 downto 0);
ALUSrcE: in STD_LOGIC;
BranchTakenE: in STD_LOGIC;
ALUControlE: in STD_LOGIC_VECTOR(1 downto 0);
MemtoRegW: in STD_LOGIC_VECTOR(1 downto 0);
MemtoRegW: in STD_LOGIC;
PCSrcW: in STD_LOGIC;
RegWriteW: in STD_LOGIC_VECTOR(31 downto 0);
InstrF: in STD_LOGIC_VECTOR(31 downto 0);
InstrD: out STD_LOGIC_VECTOR(31 downto 0);
ALUOutM: out STD_LOGIC_VECTOR(31 downto 0);
WriteDataM: out STD_LOGIC_VECTOR(31 downto 0);
ReadDataM: in STD_LOGIC_VECTOR(31 downto 0);
ReadDataM: in STD_LOGIC_VECTOR(31 downto 0);
ALUFlagsE: out STD_LOGIC_VECTOR(31 downto 0);
ALUFlagsE: out STD_LOGIC_VECTOR(31 downto 0);
Match_1E_M: out STD_LOGIC_VECTOR(3 downto 0);
Match_2E_M: out STD_LOGIC;
Match_2E_M: out STD_LOGIC;
Match_12D_E: out STD_LOGIC;
ForwardAE: in STD_LOGIC_VECTOR(1 downto 0);
StallF: in STD_LOGIC_VECTOR(1 downto 0);
StallF: in STD_LOGIC;
StallD: in STD_LOGIC;
                RegSrcD, ImmSrcD: in STD_LOGIC_VECTOR(1 downto 0);
```

```
FlushD:
                            in STD_LOGIC);
end;
architecture struct of datapath is
  component alu
   port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
         ALUControl: in STD_LOGIC_VECTOR(1 downto 0);
         Result: buffer STD_LOGIC_VECTOR(31 downto 0);
                    out STD_LOGIC_VECTOR(3 downto 0));
         ALUFlags:
  end component;
  component regfile
   port(clk:
         clk: in STD_LOGIC; we3: in STD_LOGIC;
         ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
         wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component adder
   port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
              out STD_LOGIC_VECTOR(31 downto 0));
         у:
  end component;
  component extend
   port(Instr: in STD_LOGIC_VECTOR(23 downto 0);
         ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
         ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component flopr generic(width: integer);
   port(clk, reset: in STD_LOGIC;
         d:
                   in STD LOGIC VECTOR(width-1 downto 0);
                    out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  component flopenrc generic(width: integer);
   port(clk, reset, en, clear: in STD_LOGIC;
                                in STD LOGIC VECTOR(width-1 downto 0);
         d:
                                out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  component flopenr generic (width: integer);
   port(clk, reset, en: in STD_LOGIC;
                         in STD_LOGIC_VECTOR(width-1 downto 0);
         d:
                         out STD_LOGIC_VECTOR(width-1 downto 0));
         q:
  end component;
  component mux2 generic(width: integer);
   port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
               in STD_LOGIC;
         s:
                out STD_LOGIC_VECTOR(width-1 downto 0));
         у:
  end component;
  component mux3 generic(width: integer);
  port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
       s:
                  in STD_LOGIC_VECTOR(1 downto 0);
       у:
                   out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
  component eqcmp generic(width: integer);
   port(a, b: in STD_LOGIC_VECTOR(width-1 downto 0);
         у:
                  out STD_LOGIC);
  end component;
```

```
signal PCPlus4F, PCnext1F, PCnextF: STD LOGIC VECTOR(31 downto 0);
  signal ExtImmD, rd1D, rd2D, PCPlus8D: STD_LOGIC_VECTOR(31 downto 0);
  signal rd1E, rd2E, ExtImmE, SrcAE: STD LOGIC VECTOR(31 downto 0);
 signal SrcBE, WriteDataE, ALUResultE: STD_LOGIC_VECTOR(31 downto 0);
  signal ReadDataW, ALUOutW, ResultW: STD_LOGIC_VECTOR(31 downto 0);
 signal RA1D, RA2D, RA1E, RA2E: STD_LOGIC_VECTOR(3 downto 0);
  signal WA3E, WA3M, WA3W: STD_LOGIC_VECTOR(3 downto 0);
 signal Match_1D_E, Match_2D_E: STD_LOGIC;
  signal notStallF: STD_LOGIC;
begin
 -- Fetch stage
 notStallF <= (not StallF);</pre>
  pcnextmux: mux2 generic map (32)
    port map(PCPlus4F, ResultW, PCSrcW, PCnext1F);
 branchmux: mux2 generic map (32)
    port map(PCnext1F, ALUResultE, BranchTakenE, PCnextF);
 pcreg: flopenr generic map (32)
    port map(clk, reset, notStallF, PCnextF, PCF);
 pcadd: adder generic map (32)
    port map(PCF, 32D"4", PCPlus4F);
  -- Decode Stage
 PCPlus8D <= PCPlus4F; -- skip register
  instrreg: flopenrc generic map (32)
    port map(clk, reset, (not StallD), FlushD, InstrF, InstrD);
 ralmux: mux2 generic map (4)
    port map(InstrD(19 downto 16), 4D"15", RegSrcD(0), RA1D);
 ra2mux: mux2 generic map (4)
    port map(InstrD(3 downto 0), InstrD(15 downto 12), RegSrcD(1), RA2D);
 rf: regfile
    port map(clk, RegWriteW, RA1D, RA2D,
             WA3W, ResultW, PCPlus8D,
             rd1D, rd2D);
 ext: extend
    port map(InstrD(23 downto 0), ImmSrcD, ExtImmD);
  -- Execute Stage
 rdlreg: flopr generic map (32)
    port map(clk, reset, rd1D, rd1E);
  rd2reg: flopr generic map (32)
    port map(clk, reset, rd2D, rd2E);
  immreg: flopr generic map (32)
    port map(clk, reset, ExtImmD, ExtImmE);
 wa3ereg: flopr generic map (4)
    port map(clk, reset, InstrD(15 downto 12), WA3E);
 ralreg: flopr generic map (4)
    port map(clk, reset, RA1D, RA1E);
  ra2reg: flopr generic map (4)
    port map(clk, reset, RA2D, RA2E);
 byp1mux: mux3 generic map (32)
   port map(rd1E, ResultW, ALUOutM, ForwardAE, SrcAE);
  byp2mux: mux3 generic map (32)
    port map(rd2E, ResultW, ALUOutM, ForwardBE, WriteDataE);
```

```
srcbmux: mux2 generic map (32)
    port map(WriteDataE, ExtImmE, ALUSrcE, SrcBE);
  i alu: alu
    port map(SrcAE, SrcBE, ALUControlE, ALUResultE, ALUFlagsE);
  -- Memory Stage
  aluresreg: flopr generic map (32)
    port map(clk, reset, ALUResultE, ALUOutM);
  wdreg: flopr generic map (32)
    port map(clk, reset, WriteDataE, WriteDataM);
  wa3mreg: flopr generic map (4)
    port map(clk, reset, WA3E, WA3M);
  -- Writeback Stage
  aluoutreg: flopr generic map (32)
    port map(clk, reset, ALUOutM, ALUOutW);
  rdreg: flopr generic map (32)
    port map(clk, reset, ReadDataM, ReadDataW);
  wa3wreg: flopr generic map (4)
    port map(clk, reset, WA3M, WA3W);
  resmux: mux2 generic map (32)
    port map(ALUOutW, ReadDataW, MemtoRegW, ResultW);
  -- hazard comparison
  m0: eqcmp generic map (4)
    port map(WA3M, RA1E, Match_1E_M);
  m1: eqcmp generic map (4)
    port map(WA3W, RA1E, Match_1E_W);
  m2: eqcmp generic map (4)
    port map(WA3M, RA2E, Match_2E_M);
  m3: eqcmp generic map (4)
    port map(WA3W, RA2E, Match_2E_W);
  m4a: eqcmp generic map (4)
    port map(WA3E, RA1D, Match_1D_E);
  m4b: eqcmp generic map (4)
    port map(WA3E, RA2D, Match_2D_E);
  Match_12D_E <= Match_1D_E or Match_2D_E;</pre>
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity hazard is
 ntity hazard is

port(clk, reset: in STD_LOGIC;

Match_1E_M: in STD_LOGIC;

Match_2E_M: in STD_LOGIC;

Match_2E_W: in STD_LOGIC;

Match_12D_E: in STD_LOGIC;

RegWriteM: in STD_LOGIC;

RegWriteW: in STD_LOGIC;

BranchTakenE: in STD_LOGIC;

MemtoRegE: in STD_LOGIC;

PCWrPendingF: in STD_LOGIC;

PCSrcW: in STD_LOGIC;

ForwardAE: out STD_LOGIC,
```

```
ForwardBE: out STD_LOGIC_VECTOR(1 downto 0); StallF, StallD: out STD_LOGIC; FlushD, FlushE: out STD_LOGIC);
end;
architecture behave of hazard is
  signal ldrStallD: STD_LOGIC;
  ForwardAE(1) <= '1' when (Match_1E_M and RegWriteM) else '0';</pre>
  ForwardAE(0) <= '1' when (Match 1E W and RegWriteW and (not
ForwardAE(1))) else '0';
  ForwardBE(1) <= '1' when (Match_2E_M and RegWriteM) else '0';</pre>
  ForwardBE(0) <= '1' when (Match_2E_W and RegWriteW and (not
ForwardBE(1))) else '0';
  ldrStallD <= Match_12D_E and MemtoRegE;</pre>
  StallD <= ldrStallD;</pre>
  StallF <= ldrStallD or PCWrPendingF;</pre>
  FlushE <= ldrStallD or BranchTakenE;</pre>
  FlushD <= PCWrPendingF or PCSrcW or BranchTakenE;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity regfile is -- three-port register file
 port(clk: in STD_LOGIC;
    we3: in STD_LOGIC;
       ral, ra2, wa3: in STD_LOGIC_VECTOR(3 downto 0);
       wd3, r15: in STD_LOGIC_VECTOR(31 downto 0);
       rd1, rd2:
                      out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of regfile is
  type ramtype is array (31 downto 0) of
    STD_LOGIC_VECTOR(31 downto 0);
  signal mem: ramtype;
begin
  process(clk) begin
    if falling_edge(clk) then -- write rf on negative edge of clock
       if we3 = '1' then mem(to_integer(wa3)) <= wd3;</pre>
       end if;
    end if;
  end process;
  process(all) begin
    if (to_integer(ra1) = 15) then rd1 <= r15;
    else rd1 <= mem(to_integer(ra1));</pre>
    end if;
    if (to_integer(ra2) = 15) then rd2 <= r15;</pre>
    else rd2 <= mem(to_integer(ra2));</pre>
    end if;
  end process;
end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity adder is -- adder
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
            out STD_LOGIC_VECTOR(31 downto 0));
       у:
end;
architecture behave of adder is
begin
 y \le a + b;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity extend is
 port(Instr: in STD LOGIC VECTOR(23 downto 0);
       ImmSrc: in STD_LOGIC_VECTOR(1 downto 0);
       ExtImm: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of extend is
begin
 process(all) begin
    case ImmSrc is
      when "00" \Rightarrow ExtImm \iff (X"000000", Instr(7 downto 0));
      when "01" => ExtImm <= (X"00000", Instr(11 downto 0));
      when "10" \Rightarrow ExtImm \Leftarrow (Instr(23), Instr(23), Instr(23),
       Instr(23), Instr(23), Instr(23), Instr(23 downto 0), "00");
      when others => ExtImm <= X"----";
    end case;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity flopenr is -- flip-flop with enable and asynchronous reset
 generic(width: integer);
 port(clk, reset, en: in STD_LOGIC;
       d:
                   in STD_LOGIC_VECTOR(width-1 downto 0);
                   out STD LOGIC VECTOR(width-1 downto 0));
       q:
end:
architecture asynchronous of flopenr is
 process(clk, reset) begin
    if reset then q <= (others => '0');
    elsif rising_edge(clk) then
     if en then
       q <= d;
      end if;
    end if;
 end process;
end:
library IEEE; use IEEE.STD_LOGIC_1164.all;
```

```
entity flopr is -- flip-flop with asynchronous reset
 generic(width: integer);
 port(clk, reset: in STD_LOGIC;
      d:
            in STD LOGIC VECTOR(width-1 downto 0);
       q:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture asynchronous of flopr is
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
   elsif rising_edge(clk) then
     q \ll d;
   end if;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity floprc is -- flip-flop with asynchronous reset
                -- and synchronous clear
 generic(width: integer);
 port(clk, reset, clear: in STD LOGIC;
       d:
                         in STD_LOGIC_VECTOR(width-1 downto 0);
                         out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of floprc is
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
   elsif rising_edge(clk) then
     if clear then q <= (others => '0');
                   q <= d;
      else
      end if;
   end if;
 end process;
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity flopenrc is -- flip-flop with enable and asynchronous reset,
synchronous clear
 generic(width: integer);
 port(clk, reset, en, clear: in STD_LOGIC;
      d:
                              in STD_LOGIC_VECTOR(width-1 downto 0);
                              out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
end:
architecture asynchronous of flopenrc is
begin
 process(clk, reset) begin
   if reset then q <= (others => '0');
   elsif rising edge(clk) then
      if en then
        if clear then
```

```
q <= (others => '0');
         else
           q <= d;
         end if;
      end if;
    end if;
  end process;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is -- two-input multiplexer
  generic(width: integer);
  port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
       s: in STD_LOGIC;
              out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
architecture behave of mux2 is
begin
 y \ll d1 when s else d0;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux3 is -- three-input multiplexer
  generic(width: integer);
  port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                  in STD LOGIC VECTOR(1 downto 0);
       у:
                   out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux3 is
begin
  process(all) begin
    case s is
     when "00" => y <= d0;
when "01" => y <= d1;
when "10" => y <= d2;
      when others \Rightarrow y \iff d0;
    end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity eqcmp is -- equality comparator
  generic(width: integer);
  port(a, b: in STD_LOGIC_VECTOR(width-1 downto 0);
                 out STD_LOGIC);
       у:
end;
architecture behave of egcmp is
begin
  y <= '1'when a = b else '0';
```

end;

SystemVerilog

```
input logic clk, reset,
input logic Match_1E_M, Match_1E_W, Match_2E_M,
input logic Match_2E_W, Match_12D_E,
input logic RegWriteM, RegWriteW,
input logic BranchTakenE, MemtoRegE,
input logic PCWrPendingF, PCSrcW,
module hazard(input logic
                        output logic [1:0] ForwardAE, ForwardBE,
                        output logic StallF, StallD,
                        output logic FlushD, FlushE);
   logic ldrStallD;
```

end;

```
// forwarding logic
  always_comb begin
     if (Match 1E M & RegWriteM) ForwardAE = 2'b10;
     else if (Match 1E W & RegWriteW) ForwardAE = 2'b01;
     else
                                              ForwardAE = 2'b00;
     if (Match_2E_M & RegWriteM) ForwardBE = 2'b10;
     else if (Match_2E_W & RegWriteW) ForwardBE = 2'b01;
                                              ForwardBE = 2'b00;
     else
  end
  // stalls and flushes
  // Load RAW
  // when an instruction reads a register loaded by the previous,
  // stall in the decode stage until it is ready
  // Branch hazard
  // When a branch is taken, flush the incorrectly fetched instrs
      from decode and execute stages
  // PC Write Hazard
  // When the PC might be written, stall all following instructions
  // by stalling the fetch and flushing the decode stage
  // when a stage stalls, stall all previous and flush next
  assign ldrStallD = Match_12D_E & MemtoRegE;
  assign StallD = ldrStallD;
  assign StallF = ldrStallD | PCWrPendingF;
  assign FlushE = ldrStallD | BranchTakenE;
  assign FlushD = PCWrPendingF | PCSrcW | BranchTakenE;
endmodule
VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;
        hazard is
(clk, reset: in STD_LOGIC;
Match_1E_M: in STD_LOGIC;
Match_2E_M: in STD_LOGIC;
Match_2E_M: in STD_LOGIC;
Match_2D_E: in STD_LOGIC;
RegWriteM: in STD_LOGIC;
RegWriteW: in STD_LOGIC;
BranchTakenE: in STD_LOGIC;
MemtoRegE: in STD_LOGIC;
PCWrPendingF: in STD_LOGIC;
ForwardAE: out STD_LOGIC;
ForwardBE: out STD_LOGIC_VECTOR(1 downto 0);
StallF, StallD: out STD_LOGIC;
FlushD, FlushE: out STD_LOGIC;
entity hazard is
  port(clk, reset:
```

```
architecture behave of hazard is
 signal ldrStallD: STD LOGIC;
begin
 ForwardAE(1) <= '1' when (Match_1E_M and RegWriteM) else '0';</pre>
  ForwardAE(0) <= '1' when (Match_1E_W and RegWriteW and (not</pre>
ForwardAE(1))) else '0';
  ForwardBE(1) <= '1' when (Match_2E_M and RegWriteM) else '0';</pre>
 ForwardBE(0) <= '1' when (Match_2E_W and RegWriteW and (not
ForwardBE(1))) else '0';
  ldrStallD <= Match_12D_E and MemtoRegE;</pre>
  StallD <= ldrStallD;</pre>
  StallF <= ldrStallD or PCWrPendingF;</pre>
  FlushE <= ldrStallD or BranchTakenE;</pre>
 FlushD <= PCWrPendingF or PCSrcW or BranchTakenE;</pre>
```

Hazard Unit Schematic

Question 7.1

A pipelined microprocessors with *N* stages offers an ideal speedup of *N* over nonpipelined microprocessor. This speedup comes at the cost of little extra hardware: pipeline registers and possibly a hazard unit. The disadvantage of a pipelined processor is added complexity, especially in dealing with data and control hazards.

Question 7.2

While pipelining offers speedup, it still has its costs. The speedup of an N stage processor is not N because of (1) sequencing overhead ($t_{pcq} + t_{setup}$, the delay of inserting a register), (2) unequal delays of pipeline stages, (3) time to fill up the pipeline (at the beginning of a program), (4) time

to drain the pipeline (at the end of a program), and (5) dependencies stalling or flushing the pipeline.

Question 7.3

A hazard in a pipelined microprocessor occurs when the execution of an instruction depends on the result of a previously issued instruction that has not completed executing. Some options for dealing with hazards are:

- (1) to have the compiler insert nops to prevent dependencies,
- (2) to have the **compiler reorder the code** to eliminate dependencies (inserting nops when this is impossible),
- (3) to have the hardware stall (or flush) the pipeline when there is a dependency,
- **(4)** to have the hardware **forward** results to earlier stages in the pipeline or stall when that is impossible.

Options 1 and 2: Advantages of the first two methods are that no added hardware is required, so area and, thus, cost and power is minimized. However, performance is not maximized in cases where nops are inserted.

Option 3: The advantage of having the hardware flush or stall the pipeline as needed is that the compiler can be simpler and, thus, likely faster to run and develop. Also, because there is no forwarding hardware, the added hardware is minimal. However, again, performance is not maximized in cases where forwarding could have been used instead of stalling.

Option 4: This option offers the greatest performance advantage but also costs the most hardware for forwarding, stalling, and flushing the pipeline as necessary because of dependencies.

A combination of options 2 and 4 offers the greatest performance advantage at the cost of more hardware and a more sophisticated compiler.

Question 7.4

A superscalar processor duplicates the datapath hardware to execute multiple instructions (in the same stage of a pipelined processor) at once. Ideally, the fetch stage can fetch multiple instructions per clock cycle. However, due to dependencies, this may be impossible. Thus, the costs of implementing a superscalar processor are (1) more hardware (additional register file and memory ports, additional functional units, more hazard detection and forwarding hardware, etc.), and (2) more complex fetch and commit (execution completion) algorithms. Also, because of dependencies, superscalar processors are often underutilized. Thus, for programs with a large amount of dependencies, superscalar processors can consume more area, power and cost (because of the additional hardware) without providing any speedup.

CHAPTER 8

Exercise 8.1

Answers will vary.

Temporal locality: (1) making phone calls (if you called someone recently, you're likely to call them again soon). (2) using a textbook (if you used a textbook recently, you will likely use it again soon).

Spatial locality: (1) reading a magazine (if you looked at one page of the magazine, you're likely to look at next page soon). (2) walking to locations on campus - if a student is visiting a professor in the engineering department, she or he is likely to visit another professor in the engineering department soon.

Exercise 8.2

Answers will vary.

Spatial locality: One program that exhibits spatial locality is an mp3 player. Suppose a song is stored in a file as a long string of bits. If the computer is playing one part of the song, it will need to fetch the bits immediately adjacent to the ones currently being read (played).

Temporal locality: An application that exhibits temporal locality is a Web browser. If a user recently visited a Web site, the user is likely to peruse that Web site again soon.

Exercise 8.3

Repeat data accesses to the following addresses:

0x0 0x10 0x20 0x30 0x40

The miss rate for the fully associative cache is: 100%. Miss rate for the direct-mapped cache is 2/5 = 40%.

Exercise 8.4

Repeat data accesses to the following addresses:

0x0 0x40 0x80 0xC0

They all map to set 0 of the direct-mapped cache, but they fit in the fully associative cache. After many repetitions, the miss rate for the fully associative cache approaches 0%. The miss rate for the direct-mapped cache is 100%.

Exercise 8.5

- (a) Increasing block size will increase the cache's ability to take advantage of spatial locality. This will reduce the miss rate for applications with spatial locality. However, it also decreases the number of locations to map an address, possibly increasing conflict misses. Also, the miss penalty (the amount of time it takes to fetch the cache block from memory) increases.
- (b) Increasing the associativity increases the amount of necessary hardware but in most cases decreases the miss rate. Associativities above 8 usually show only incremental decreases in miss rate.
- (c) Increasing the cache size will decrease capacity misses and could decrease conflict misses. It could also, however, increase access time.

Exercise 8.6

Usually. Associative caches usually have better miss rates than direct-mapped caches of the same capacity and block size because they have fewer conflict misses. However, pathological cases exist where thrashing can occur, causing the set associative cache to have a worse miss rate.

Exercise 8.7

(a) False.

Counterexample: A 2-word cache with block size of 1 word and access pattern:

048

This has a 50% miss rate with a direct-mapped cache, and a100% miss rate with a 2-way set associative cache.

(b) True.

The 16KB cache is a superset of the 8KB cache. (Note: it's possible that they have the same miss rate.)

(c) Usually true.

Instruction memory accesses display great spatial locality, so a large block size reduces the miss rate.

- (a) $b \times S \times N \times 4$ bytes
- (b) $[A (log_2(S) + log_2(b) + 2)] \times S \times N$
- (c) S = 1, N = C/b
- (d) S = C/b

Exercise 8.9

The figure below shows where each address maps for each cache configuration.

Set 15	7C 78 74 70		
Set 7	20 9C 1C 98 18 94 14 90 10	7C 9C 1C 78 98 18 74 94 14 70 90 10	7 7
Set 0	4C 8C C 48 88 8 44 84 4 40 80 0 (a) Direct Mapped	4C 8C C 48 88 8 44 84 4 40 80 0 20 (c) 2-way assoc	9 4 4

78-7C 70-74	
20-24	
98-9C 18-1C	
90-94 10-14	
48-4C 88-8C 8-C	
40-44 80-84 0-4	
(d) direct mapped b)=2

- (a) 80% miss rate. Addresses 70-7C and 20 use unique cache blocks and are not removed once placed into the cache. Miss rate is 20/25 = 80%.
- (b) **100% miss rate.** A repeated sequence of length greater than the cache size produces no hits for a fully-associative cache using LRU.
- (c) **100% miss rate.** The repeated sequence makes at least three accesses to each set during each pass. Using LRU replacement, each value must be replaced each pass through.
- (d) **40% miss rate.** Data words from consecutive locations are stored in each cache block. The larger block size is advantageous since accesses in the given sequence are made primarily to consecutive word addresses. A block size of two cuts the number of block fetches in half since two words are obtained per block fetch. The address of the second word in the block will always hit in this type of scheme (e.g. address 44 of the 40-44 address pair). Thus, the second

consecutive word accesses always hit: 44, 4C, 74, 7C, 84, 8C, 94, 9C, 4, C, 14, 1C. Tracing block accesses (see Figure 8.1) shows that three of the eight blocks (70-74, 78-7C, 20-24) also remain in memory. Thus, the hit rate is: 15/25 = 60% and miss rate is 40%.

Exercise 8.10

- (a) 11/14 = 79% miss rate
- (b) 12/14 = 86% miss rate
- (c) 6/14 = 43% miss rate
- (d) 7/14 = 50% miss rate

Exercise 8.11

- (a) 128
- (b) 100%
- (c) ii


Exercise 8.12

(a - b)



- (c) Each tag is 32 (c+2-n) bits = (30 (c-n)) bits
- (d) # tag bits × # blocks = $(30 (c-n)) \times 2^{c+2-b'}$


(a)



- (b) Each tag is 16 bits. There are 32 Kwords / (2 words / block) = 16 K blocks and each block needs a tag: $16 \times 16 \text{K} = 218 = 256 \text{ Kbits}$ of tags.
- (c) Each cache block requires: 2 status bits, 16 bits of tag, and 64 data bits, thus each set is 2×82 bits = **164 bits**.
- (d) See figure below. The design must use enough RAM chips to handle both the total capacity and the number of bits that must be read on each cycle. For the data, the SRAM must provide a capacity of 128 KB and must read 64 bits per cycle (one 32-bit word from each way). Thus the design needs at least 128KB / (8KB/RAM) = 16 RAMs to hold the data and 64 bits / (4 pins/RAM) = 16 RAMs to supply the number of bits. These are equal, so the design needs exactly 16 RAMs for the data.

For the tags, the total capacity is 32 KB, from which 32 bits (two 16-bit tags) must be read each cycle. Therefore, only 4 RAMs are necessary to meet the capacity, but 8 RAMs are needed to supply 32 bits per cycle. Therefore, the design will need 8 RAMs, each of which is being used at half capacity.

With 8K sets, the status bits require another $8K \times 4$ -bit RAM. We use a $16K \times 4$ -bit RAM, using only half of the entries.



Bits 15:2 of the address select the word within a set and block. Bits 15-3 select the set. Bits 31:16 of the address are matched against the tags to find a hit in one (or none) of the two blocks with each set.

- (a) The word in memory might be found in two locations, one in the on-chip cache, and one in the off-chip cache.
- (b) For the first-level cache, the number of sets, S = 512 / 4 = 128 sets. Thus, 7 bits of the address are set bits. The block size is 16 bytes / 4 bytes/word = 4 words, so there are 2 block offset bits. Thus, the number of tag bits for the first-level cache is 32 (7+2+2) = 21 bits.

For the second-level cache, the number of sets is equal to the number of blocks, S = 256 Ksets. Thus, 18 bits of the address are set bits. The block size is 16 bytes / 4 bytes/word = 4 words, so there are 2 block offset bits. Thus, the number of tag bits for the second-level cache is 32 - (18+2+2) = 10 bits.

(c) From Equation 8.2, $AMAT = t_{cache} + MR_{cache}(t_{MM} + MR_{MM} t_{VM})$. In this case, there is no virtual memory but there is an L2 cache. Thus,

$$AMAT = t_{cache} + MR_{cache}(t_{L2cache} + MR_{L2cache} t_{MM})$$

where, MR is the miss rate. In terms of hit rate, $MR_{cache} = 1 - HR_{cache}$, and $MR_{L2cache} = 1 - HR_{L2cache}$. Using the values given in Table 8.6,

$$AMAT = t_a + (1 - A)(t_b + (1 - B) t_m)$$

(d) When the first-level cache is enabled, the second-level cache receives only the "hard" accesses, ones that don't show enough temporal and spatial locality to hit in the first-level cache. The "easy" accesses (ones with good temporal and spatial locality) hit in the first-level cache, even though they would have also hit in the second-level cache. When the first-level cache is disabled, the hit rate goes up because the second-level cache supplies both the "easy" accesses and some of the "hard" accesses.

Exercise 8.15

(a) **FIFO:** FIFO replacement approximates LRU replacement by discarding data that has been in the cache longest (and is thus least likely to be used again). A FIFO cache can be stored as a queue, so the cache need not keep track of the least recently used way in an N-way set-associative cache. It simply loads a new cache block into the next way upon a new access. FIFO replacement doesn't work well when the least recently used data is not also the data fetched longest ago.

Random: Random replacement requires less overhead (storage and hardware to update status bits). However, a random replacement policy might randomly evict recently used data. In practice random replacement works quite well.

(b) FIFO replacement would work well for an application that accesses a first set of data, then the second set, then the first set again. It then accesses a third set of data and finally goes back to access the second set of data. In this case, FIFO would replace the first set with the third set, but LRU would replace the second set. The LRU replacement would require the cache to pull in the second set of data twice.

Exercise 8.16

```
(a) AMAT = t_{cache} + MR_{cache} t_{MM}
```

With a cycle time of 1/1 GHz = 1 ns, AMAT = 1 ns + 0.05(60 ns) = 4 ns

(b) CPI =
$$4 + 4 = 8$$
 cycles (for a load)
CPI = $4 + 3 = 7$ cyles (for a store)

(c) Average CPI =
$$(0.11 + 0.02)(3) + (0.52)(4) + (0.1)(7) + (0.25)(8) = 5.17$$

(d) Average CPI = 5.17 + 0.07(60) = 9.37

Exercise 8.17

(a) $AMAT = t_{cache} + MR_{cache} t_{MM}$

With a cycle time of 1/1 GHz = 1 ns, AMAT = 1 ns + 0.15(200 ns) = 31 ns

- (b) CPI = 31 + 4 = **35 cycles** (for a load) CPI = 31 + 3 = **34 cyles** (for a store)
- (c) Average CPI = (0.11 + 0.02)(3) + (0.52)(4) + (0.1)(34) + (0.25)(35) = 14.6
- (d) Average CPI = 14.6 + 0.1(200) = 34.6

Exercise 8.18

 2^{64} bytes = 2^4 exabytes = **16 exabytes**

Exercise 8.19

From Figure 8.4, \$1 million will buy about (\$1 million / (\$0.05/GB)) = 20 million GB of hard disk: 20 million GB $\approx 2^{25} \times 2^{30}$ bytes = 2^{55} bytes = 2^{5} petabytes = **32 petabytes**

\$1 million will buy about (\$1,000,000 / (\$7/GB)) \approx 143,000 GB of DRAM. 143,000 GB \approx 2⁷ \times 2¹⁰ \times 2³⁰ = 2⁴⁷ bytes= 2⁷ terabytes = **128 terabytes**

Thus, the system would need 47 bits for the physical address and 55 bits for the virtual address.

Exercise 8.20


- (a) 23 bits
- (b) $2^{32}/2^{12} = 2^{20}$ virtual pages
- (c) 8 MB / 4 KB = $2^{23}/2^{12} = 2^{11}$ physical pages
- (d) virtual page number: 20 bits; physical page number = 11 bits
- (e) # virtual pages / # physical pages = 29 virtual pages mapped to each physical page.

Imagine a program around memory address 0x01000000 operating on data around address 0x00000000. Physical page 0 would constantly be swapped between these two virtual pages, causing severe thrashing.

- (f) 2²⁰ page table entries (one for each virtual page).
- (g) Each entry uses 11 bits of physical page number and 2 bits of status information.

Thus, 2 bytes are needed for each entry (rounding 13 bits up to the nearest number of bytes).

(h) The total table size is 2²¹ bytes.



Exercise 8.21

- (a) 31 bits
- (b) $2^{50}/2^{12} = 2^{38}$ virtual pages
- (c) 2 GB / 4 KB = $2^{31}/2^{12} = 2^{19}$ physical pages
- (d) virtual page number: 38 bits; physical page number = 19 bits
- (e) 2³⁸ page table entries (one for each virtual page).
- (f) Each entry uses 19 bits of physical page number and 2 bits of status information. Thus, **3 bytes** are needed for each entry (rounding 21 bits up to the vnearest number of bytes).
- (h)The total table size is 3×2^{38} bytes.

Exercise 8.22

(a) From Equation 8.2, $AMAT = t_{cache} + MR_{cache} (t_{MM} + MR_{MM} t_{VM})$. However, each data access now requires an address translation (page table or TLB lookup). Thus,

Without the TLB:

```
AMAT = t_{MM} + [t_{cache} + MR_{cache} (t_{MM} + MR_{MM} t_{VM})]

AMAT = 100 + [1 + 0.02(100 + 0.000003(1,000,000))] \text{ cycles} = 103.06 cycles
```

With the TLB:

physical page number = 11 bits

```
AMAT = [t_{TLB} + MR_{TLB}(t_{MM})] + [t_{cache} + MR_{cache}(t_{MM} + MR_{MM}t_{VM})]

AMAT = [1 + 0.0005(100)] + [1 + 0.02(100 + 0.000003 \times 1,000,000)] cycles = 4.11 cycles
```

(b) # bits per entry = valid bit + tag bits + physical page number1 valid bittag bits = virtual page number = 20 bits

Thus, # bits per entry = 1 + 20 + 11 = 32 bits Total size of the TLB = 64×32 bits = 2048 bits

(c)



(d) 1 × 2048 bit SRAM

Exercise 8.23

(a) 1 valid bit + 19 data bits (PPN) + 38 tag bits (VPN) x 128 entries = 58×128 bits = **7424 bits**

(b)


Way 127	Way 126	Way 125	Way 124		Way 1	Way 0
∨ Tag Data	∨ Tag Dat	a V Tag Data	V Tag Data		V Tag Data	V Tag Data
VPN PPN				•••		

1 bit 58 bits 19 bits

(c) 128×58 -bit SRAM

Exercise 8.24

(a)



(b) Each instruction and data access now takes at least one additional clock cycle. On each access, the virtual address (*VAdr* in Figure 8.3) needs to be translated to a physical address (*PAdr*). Upon a TLB miss, the page table in main memory must be accessed.

Exercise 8.25

(a) Each entry in the page table has 2 status bits (V and D), and a physical page number (22-16 = 6 bits). The page table has $2^{25-16} = 2^9$ entries.

Thus, the total page table size is $2^9 \times 8$ bits = **4096 bits**

(b) This would increase the virtual page number to 25 - 14 = 11 bits, and the physical page number to 22 - 14 = 8 bits. This would increase the page table size to:

$$2^{11} \times 10$$
 bits = **20480 bits**

This increases the page table by 5 times, wasted valuable hardware to store the extra page table bits.

- (c) Yes, this is possible. In order for concurrent access to take place, the number of set + block offset + byte offset bits must be less than the page offset bits.
- (d) It is impossible to perform the tag comparison in the on-chip cache concurrently with the page table access because the upper (most significant) bits of the physical address are unknown until after the page table lookup (address translation) completes.

An application that accesses large amounts of data might be written to localize data accesses to a small number of virtual pages. Particularly, data accesses can be localized to the number of pages that fit in physical memory. If the virtual memory has a TLB that has fewer entries than the number of physical pages, accesses could be localized to the number of entries in the TLB, to avoid the need of accessing the page table to perform address translation.

Exercise 8.27

- (a) 2^{32} bytes = 4 gigabytes
- (b) The amount of the hard disk devoted to virtual memory determines how many applications can run and how much virtual memory can be devoted to each application.
- (c) The amount of physical memory affects how many physical pages can be accessed at once. With a small main memory, if many applications run at once or a single application accesses addresses from many different pages, thrashing can occur. This can make the applications dreadfully slow.

Question 8.1

Caches are categorized based on the number of blocks (B) in a set. In a direct-mapped cache, each set contains exactly one block, so the cache has S = B sets. Thus a particular main memory address maps to a unique block in the cache. In an N-way set associative cache, each set contains N blocks. The address still maps to a unique set, with S = B / N sets. But the data from that address can go in any of the N blocks in the set. A fully associative cache has only S = 1 set. Data can go in any of the B blocks in the set. Hence, a fully associative cache is another name for a B-way set associative cache.

A **direct mapped cache** performs better than the other two when the data access pattern is to sequential cache blocks in memory with a repeat length one greater than the number of blocks in the cache.

An **N-way set-associative cache** performs better than the other two when N sequential block accesses map to the same set in the set-associative and direct-mapped caches. The last set has N+1 blocks that map to it. This access pattern then repeats.

In the direct-mapped cache, the accesses to the same set conflict, causing a 100% miss rate. But in the set-associative cache all accesses (except the last one) don't conflict. Because the number of block accesses in the repeated pattern is one more than the number of blocks in the cache, the fully associative cache also has a 100% miss rate.

A **fully associative cache** performs better than the other two when the direct- mapped and set-associative accesses conflict and the fully associative accesses don't. Thus, the repeated pattern must access at most B blocks that map to conflicting sets in the direct and set-associative caches.

Question 8.2

Virtual memory systems use a hard disk to provide an illusion of more capacity than actually exists in the main (physical) memory. The main memory can be viewed as a cache for the most commonly used pages from the hard disk. Pages in virtual memory may or may not be resident in physical memory. The processor detects which pages are in virtual memory by reading the page table, that tells where a page is resident in physical memory or that it is resident on the hard disk only. The page table is usually so large that it is resident in physical memory. Thus, each data access requires potentially two main memory accesses instead of one. A translation lookaside buffer (TLB) holds a subset of the most recently accessed TLB entries to speedup the translation from virtual to physical addresses.

Question 8.3

The advantages of using a virtual memory system are the illusion of a larger memory without the expense of expanding the physical memory, easy relocation of programs and data, and protection between concurrently running processes. The disadvantages are a more complex memory system and the sacrifice of some physical and possibly virtual memory to store the page table.

Question 8.4

If the virtual page size is large, a single cache miss could have a large miss penalty. However, if the application has a large amount of spatial locality, that page will likely be accessed again, thus amortizing the penalty over many accesses. On the other hand, if the virtual page size is small, cache accesses might require frequent accesses to the hard disk.