
root
Root
board
SimpleBoard
system_port
sys_port_proxy
RubySystemPort
int_ports
cache_hierarchy
MESITwoLevelCacheHierarchy
ruby_system
RubySystem
network
SimpleNetwork
int_nodes
routers
memory
ChannelAddressMap
mem_ctrl
MemCtrl
port
l1_controllers
L1Cache
dcache
mandatory_queue
MessageBuffer
ordered
randomization
buffer_size
in_port
out_port
icache
mandatory_queue
MessageBuffer
ordered
randomization
buffer_size
in_port
out_port
l2_controllers
L2Cache
cache
mandatory_queue
MessageBuffer
ordered
randomization
buffer_size
in_port
out_port
interrupt_out_port
MessageBuffer
ordered
randomization
buffer_size
interrupt_out_port
processor
SimpleProcessor
cores
core0
TimingCore
core
X86AtomicCPU
interrupts
X86LocalApic
pio
int_requestor
int_responder
mmu
X86MMU
dtb
X86TLB
walker
X86PagetableWalker
port
itb
X86TLB
walker
X86PagetableWalker
port
core1
TimingCore
core
X86AtomicCPU
interrupts
X86LocalApic
pio
int_requestor
int_responder
mmu
X86MMU
dtb
X86TLB
walker
X86PagetableWalker
port
itb
X86TLB
walker
X86PagetableWalker
port
core2
TimingCore
core
X86AtomicCPU
interrupts
X86LocalApic
pio
int_requestor
int_responder
mmu
X86MMU
dtb
X86TLB
walker
X86PagetableWalker
port
itb
X86TLB
walker
X86PagetableWalker
port
core3
TimingCore
core
X86AtomicCPU
interrupts
X86LocalApic
pio
int_requestor
int_responder
mmu
X86MMU
dtb
X86TLB
walker
X86PagetableWalker
port
itb
X86TLB
walker
X86PagetableWalker
port