<b>SANTA</b>	CLARA
UNIVE	RSITY

# ELEN 21L Fall 2022

# Laboratory #3: Two Level Circuit Design

# For lab sections Monday-Friday October 10-14, 2022

### **I. OBJECTIVES**

- · To design, test, and implement a circuit based on a functional specification.
- To translate a problem statement into an algebraic representation and simplify it using K-maps to find the minimized logic implementation.
- To use 7-segment displays to show an output and add a Verilog module to generate the 7-segment display.
- · To implement and test the circuit on an Intel FPGA.

#### PROBLEM STATEMENT

In this laboratory assignment, you will design a highway entrance ramp metering controller with the following specifications for controlling the release of traffic from an entrance ramp onto a highway:

There are three metered entrance lanes: one carpool lane and two other lanes for cars that are not carpool. Each lane has its own light ("red" for stop and "green" for go) and its own sensor to detect a waiting car. The carpool lane is given priority for a green light over the other two lanes. Otherwise, a "round robin" scheme is used in which the green lights alternate between the left and right lanes.

The controller has these four inputs:

CS	carpool lane car sensor	
LS	left lane car sensor	All three sensors are a "1" when a car is present, and a "0" when no car is present.
RS	right lane car sensor	car is present.
RR	round robin signal	RR is "0" or "1" to select the left or right lane, respectively.

The three controller outputs are:

CL	carpool light	
LL	left lane light	All three lights are a "1" for green, and a "0" for red.
RL	right lane light	

The controller operates as follows:

- 1. If there is a car in the car pool lane, CL is 1.
- 2. If there are no cars in the car pool lane and the right lane, and there is a car in the left lane, LL is 1.
- 3. If there are no cars in the carpool lane and in the left lane, and there is a car in the right lane, RL is 1.
- 4. If there is no car in the car pool lane and there are no cars in the left and right lanes, then RL is 1.
- 5. If there is no car in the car pool lane, there are cars in both the left and right lanes, and RR is 0, then LL = 1.
- 6. If there is no car in the car pool lane, there are cars in both the left and right lanes, and RR is 1, then RL is 1.

If any of CL, LL, or RL is not specified to be 1 in conditions 1 to 6 above, then it has value 0 for that condition.

Elen 21L Lab3	
---------------	--

#### II. PRE-LAB

## The Design process:

- · Review lecture material on K-maps and logic design.
- · Read the problem statement, and from the problem statement, write the truth table.
- · Create K-maps for each of the three outputs and find the minimized SOP implementation using AND and OR logic gates. Assume that AND and OR gates with 2, 3, or 4 inputs are available.
- · From the K-maps find minimized logic functions in POS form.
- · Compare the cost of the POS form and the SOP form when the cost is measured by the sum of the number of logic gates and the number of inputs to all logic gates.

#### **III. LAB PROCEDURE**

## **Schematic Entry and Simulation:**

- 1. Draw the schematic for your SOP or POS design using the schematic editor in the Quartus II program. Refer to the tutorials if needed. Do a screen capture of your schematic.
- 2. Simulate your design and verify that it functions correctly.
- 3. Add a display that shows the number of cars waiting as a 0, 1, 2, or 3 on a seven segment display.
  - a. Follow the seven-segment tutorial in the "Seven\_Segment" file to design a controller to generate the numbers on the FPGA's 7-segment displays. Use the txt file "bin 7seg temp.txt" for the 7 segment display.
  - b. Add one seven segment display controller to your schematic.
  - c. The four digit input to the seven segment display controller will be the four digit value T3 T2 T1 T0, which will be the binary representation of the number of sensors that are on (i.e. the number of cars waiting). T3 and T2 will always be 0 since the maximum number of sensors that can be on is 3.
  - d. Create two new logic functions T1 and T0 which have inputs CS, RS, and LS. If no sensors are on, T1 T0 = 0 0. If one sensor is on, T1 T0 = 0 1. If two sensors are on, T1 T0 = 1 0. If all three sensors are on, T1 T0 = 1 1.
  - e. Connect the four-bit T value to the input of the seven segment display.

## **FPGA Implementation:**

- 4. Assign pins for the inputs and outputs. Note that two nodes may be connected either by drawing a wired connection between them or by assigning the same name to both nodes.
  - a. Connect the four inputs of your circuit to switches on the board.
  - b. Connect the traffic controller outputs to green LEDs on the board.
  - c. Connect inverted traffic controller outputs to red LEDs on the board.
  - d. Connect the seven segment controller output to one of the seven segment displays on the board.
- 5. Download the circuit onto the FPGA board.
- 6. Test your design for all possible input conditions and, when it is working, demonstrate it to your lab instructor. Make sure you demonstrate the complete functioning of your circuit.

Elen 21L	Lab3	

#### IV. REPORT

To be completed with your lab group and turned-in at the beginning of the next lab.

- · Write an introduction describing the how your circuit should operate and the design choices you made.
- · Include your schematic, simulation results, and proof of successful download and functioning on the FPGA.
- Describe the simulation strategy that you used to test your circuit design. Did it identify any errors in design or implementation? If so, what were they and how did you correct them?
- · Do you think your simulation strategy would detect all design errors for this circuit before downloading the circuit to the FPGA? Why or why not?
- · When you tested your circuit operation on the FPGA, did you find any design or implementation errors that were not identified in the simulation? If so, describe the errors and discuss why the simulation did not reveal them.
- · What logic would you add to create a new output, ERR1 which would be 1 if two or more lights (CL, LL, and RL) were turned on at the same time. How is that logic similar to the logic that created the T1 output?
- Describe how you would modify your circuit to include a fifth input TM, a timer that is turned on at intervals controlled by the traffic density. When TM is "1", the circuit operates exactly as specified in the problem statement. When TM is "0", all output lights are red. Show a schematic for your modified circuit which includes the timer input.
- · In the specification for the circuit, the carpool lane always has priority. If there were a long line of cars in the carpool lane, all other traffic would stop completely until the last car in the carpool lane had entered the highway. Describe a possible strategy to prevent total blocking of the cars in the non-carpool lanes but still allow cars in the carpool lanes to wait less time than other cars.

Elen 21L	Lab3	