CSCE 342 Assignment #3 ThunderBird Taillight on the BASYS3


Mark Quimpo (31113576)

tBirdTaillightTop.sv

taillight.sv

```
module taillight (
                    input logic clk,
                    input logic reset,
                    input logic brake,
                    input logic turnSignal,
                    output logic [2:0] taillights
               );
    logic [2:0] blinkingLights;
    blinkers blinkersInstance( .clk(clk), .reset(reset), .turnSignal(turnSignal), .blinkingLights(blinkingLights));
    always_comb
    begin
            if (turnSignal == 1)
                begin
                    taillights = blinkingLights;
                end
            else if (brake == 1)
                begin
                    taillights = 3'bl11;
                end
            else
                taillights = 3'b000;
    end
endmodule
```

STATE DIAGRAM



blinkers.sv

```
module blinkers ( input logic
                                    clk,
                 input logic
                                    reset,
                 input logic
                                    turnSignal,
                 output logic [2:0] blinkingLights );
    typedef enum logic [1:0] {S0, S1, S2, S3} statetype;
    statetype state, nextstate;
    always ff @( posedge clk, posedge reset)
    begin
        if ( reset )
            state <= S0;
        else
            state <= nextstate;
    end
    always comb
    begin
        case (state)
        50:
                   if(turnSignal == 0) nextstate = S0;
                   else
                                       nextstate = S1;
        S1:
                   if(turnSignal == 1) nextstate = S2;
                                       nextstate = S0;
                   else
        52:
                  if(turnSignal == 1) nextstate = S3;
                   else:
                                       nextstate = S0;
        53:
                                      nextstate = S0;
        default:
                                       nextstate = S0;
        endcase;
    end
    assign blinkingLights[2] = (state == S1) || (state == S2) || (state == S3);
    assign blinkingLights[1] = (state == S2) || (state == S3);
    assign blinkingLights[0] = (state == S3);
endmodule
```

blinkers.tv

```
10_000 // reset blinkers FSM, all bits of blinkingLights turn off
01_100 // turn signal on, so most significant bit of blinkingLights turns on
00_000
01_100
01_110 // turn signal remains on, two most significant bits of blinkingLights are on
00_000
01_100
01_110
01_111
       // turn signal remains on, all bits of blinkingLights are on
00_000
01_100
01_110
01_111
01_000 // turn signal remains on, all bits of blinkingLights turn off
00_000
//continue checking the FSM so that *all* the transitions have been enumerated, the above is just to help you get a start
```

Simulation

