KS0713

65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD

January.2000

Ver. 4.0

Prepared by: Ko Ju S Jae-Su, Ko

Ko1942@samsung.co.kr

Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team.

	KS0713 Specification Revision History								
Version	Version Content								
2.0	Neglect the more past version than version 2.0	Nov.1998							
2.1	fosc = 16kHz (Typ.) → 22kHz (Typ.): For removing flicker phenomenon	Nov.1998							
2.1	Temperature coefficient (when TEMPS = L): -0.0%/ $^{\circ}$ C \rightarrow -0.05%/ $^{\circ}$ C	1100.1990							
	Modified some syntax errors								
3.0	Voltage regulator reference voltage [VREF]: TBD $ ightarrow$ 2.0	Nov.1998							
	Modified voltage regulator block of "Functional Description"								
3.1	V _{LCD} absolute maximum rating: 15.0V → 17.0V								
ა. I	Power consumption: $100\mu A \rightarrow 80\mu A$								
3.2	Oscillator frequency (1): 19 (Min.) →17 (Min.), 25 (Max.) →27 (Max.)								
3.2	Oscillator frequency (2): 22 (Min.) →20 (Min.), 28 (Max.) →30 (Max.)								
3.3	Modified Y-axis values of "Pad Center Coordinates"								
ა.ა	Modified the contents of "Referential Instruction Setup Flow"								
3.4	Word-processor version change	Apr.1999							
3.5	Modified error: pad No.113 (COMS) Y Coordinate: -1210 → -1140 (after)	Oct.1999							
4.0	Change VDD Range : 2.4V to 5.5V → 2.4V to 3.6V	Jan.2000							



CONTENTS

INTRODUCTION	
FEATURES	1
BLOCK DIAGRAM	
PAD CONFIGURATION	
PAD CENTER COORDINATES	
PIN DESCRIPTION	
POWER SUPPLY	
LCD DRIVER SUPPLY	
SYSTEM CONTROL	
MICROPROCESSOR INTERFACE	11
LCD DRIVER OUTPUTS	13
FUNCTIONAL DESCRIPTION	14
MICROPROCESSOR INTERFACE	14
DISPLAY DATA RAM (DDRAM)	
LCD DISPLAY CIRCUITS	21
LCD DRIVER CIRCUIT	23
POWER SUPPLY CIRCUITS	24
REFERECE CIRCUIT EXAMPLES	31
RESET CIRCUIT	33
INSTRUCTION DESCRIPTION	34
SPECIFICATIONS	48
ABSOLUTE MAXIMUM RATINGS	48
DC CHARACTERISTICS	49
REFERENCE DATA	52
AC CHARACTERISTICS	54
REFERENCE APPLICATIONS	58
MICROPROCESSOR INTERFACE	58
CONNECTIONS BETWEEN KS0713 AND LCD PANEL	59
TCP PIN LAYOUT (SAMPLE)	64



INTRODUCTION

The KS0713 is a driver & controller LSI for graphic dot-matrix liquid crystal display systems. It contains 65 commons and 132 segments driver circuits. This chip is connected directly to a microprocessor, accepts serial or 8-bit parallel display data and stores in an on-chip Display Data RAM of 65 x 132 bits. It provides a high-flexible display section due to 1-to-1 correspondence between on-chip display data RAM bits and LCD panel pixels. And it performs display data RAM read/write operation with no externally operating clock to minimize power consumption. In addition, because it contains power supply circuits necessary to drive liquid crystal, it is possible to make a display system with the fewest components.

FEATURES

Driver Output Circuits

65 common outputs / 132 segment outputs

On-chip Display Data RAM

- Capacity: $65 \times 132 = 8,580$ bits

Applicable Duty Ratios

Duty ratio	Applicable LCD bias	Maximum display area
1/65	1/7 or 1/9	65 × 132
1/49	1/6 or 1/8	49 × 132
1/33	1/5 or 1/6	33 × 132

Microprocessor Interface

- 8-bit parallel bi-directional interface with 6800-series or 8080-series
- Serial interface (only write operation) available

Function Set

- Various instructions sets
- H/W, S/W reset capable

Built-in Analog Circuit

- On-chip oscillator circuit
- Voltage converter (x2, x3, x4, x5)
- Voltage regulator (temperature coefficient: -0.05%/°C, -0.2%/°C)
- Voltage follower
- Electronic contrast control function (64 steps)

Operating Voltage Range

- Supply voltage (VDD): 2.4 to 3.6 V
- LCD driving voltage (VLCD = V0 VSS): 4.0 to 15.0 V

Low Power Consumption

- 70 μA Typ. (VDD = 3V, x4 boosting, V0 = 11V, internal power supply ON)
- 10 μA Max. (during power save [standby] mode)

Package Type

Gold bumped chip or TCP



Series Specifications

Product code	TEMPS pin	Temp. coefficient	Package	Chip thickness
KS0713UM-L0CC	0	-0.05%/°C		670 μm
KS0713UM-L4CC	(Vss connected)	-0.05%/°C	COG	470 μm
KS0713UM-H0CC	1	-0.2%/°C	COG	670 μm
KS0713UM-H4CC	(VDD connected)	-0.2%/ C		470 μm
KS0713TB-XX-L0TF	0	-0.05%/°C		670 μm
KS0713TB-XX-L4TF	(Vss connected)	-0.05%/°C	TCP	470 μm
KS0713TB-XX-H0TF	1	-0.2%/°C	ICP	670 μm
KS0713TB-XX-H4TF	(VDD connected)	-U.2%/°C		470 μm

^{*} XX: TCP ordering number



BLOCK DIAGRAM




Figure 1. Block Diagram



PAD CONFIGURATION





Figure 2. KS0713 Chip Configuration

Table 1. KS0713 Pad Dimensions

Items	Pad No.	Si	l Init	
items	Pad No.	X	Y	Unit
Chip size	-	10860	2920	
Dad nitah	1 to 110	g	00	
Pad pitch	111 to 324	7		
	1 to 110	56	114	
Bumped	111 to 147	108	50	μm
pad size	148 to 287	50	108	
	288 to 324	108	50	
Bumped pad height	1 to 324	17 (Typ.)		

COG Align Key Coordinate

ILB Align Key Coordinate





PAD CENTER COORDINATES

Table 2. Pad Center Coordinates

[Unit: µm]

No.	Name	Х	Υ	No.	Name	Χ	Υ	No.	Name	Х	ΟΠΙΙ. μΠΙ Υ
1	DUMMY	-4905	-1336	51	IVDD	-405	-1336	101	IBSTS	4095	-1336
2	DUMMY	- 4 905	-1336	52	VDD	- 4 05	-1336	102	DCDC5B	4185	-1336
3	FRS	-4615 -4725	-1336	53	VDD	-225	-1336	102	VDD	4275	-1336
4	M	-4725 -4635	-1336	54	VDD	-225 -135	-1336	103	HPM	4365	-1336
5	CL	- 4 633 -4545	-1336	55	VDD	-135 -45	-1336	104	INTRS	4303	-1336
6	DISP	-4345 -4455	-1336	56	VDD	45	-1336	106	VSS	4545	-1336
7	VSS	-4455 -4365	-1336	57	VOUT	135	-1336	107	TEMPS	4635	-1336
8	CS1B	-4303	-1336	58	VOUT	225	-1336	107	VDD	4725	-1336
9	CS2	-4275 -4185	-1336	59	VOUT	315	-1336	109	DUMMY	4815	-1336
10	VDD	-4095	-1336	60	VOUT	405	-1336	110	DUMMY	4905	-1336
11	RESETB	-4005	-1336	61	C3+	495	-1336	111	DUMMY	5271	-1280
12	RS	-3915	-1336	62	C3+	585	-1336	112	DUMMY	5271	-1210
13	VSS	-3825	-1336	63	C3+	675	-1336	113	COMS	5271	-1140
14	RW WR	-3735	-1336	64	C3+	765	-1336	114	COM1	5271	-1070
15	E RD	-3645	-1336	65	C3-	855	-1336	115	COM2	5271	-1000
16	VDD	-3555	-1336	66	C3-	945	-1336	116	COM3	5271	-930
17	DB0	-3465	-1336	67	C3-	1035	-1336	117	COM4	5271	-860
18	DB1	-3375	-1336	68	C3-	1125	-1336	118	COM5	5271	-790
19	DB2	-3285	-1336	69	C1+	1215	-1336	119	COM6	5271	-730 -720
20	DB3	-3195	-1336	70	C1+	1305	-1336	120	COM7	5271	-650
21	DB4	-3105	-1336	71	C1+	1395	-1336	121	COM8	5271	-580
22	DB5	-3015	-1336	72	C1+	1485	-1336	122	COM9	5271	-510
23	DB6	-2925	-1336	73	C1-	1575	-1336	123	COM10	5271	-440
24	DB7	-2835	-1336	74	C1-	1665	-1336	124	COM11	5271	-370
25	VSS	-2745	-1336	75	C1-	1755	-1336	125	COM12	5271	-300
26	VDD	-2655	-1336	76	C1-	1845	-1336	126	COM13	5271	-230
27	VDD	-2565	-1336	77	C2+	1935	-1336	127	COM14	5271	-160
28	VDD	-2475	-1336	78	C2+	2025	-1336	128	COM15	5271	-90
29	DUTY0	-2385	-1336	79	C2+	2115	-1336	129	COM16	5271	-20
30	DUTY1	-2295	-1336	80	C2+	2205	-1336	130	COM17	5271	50
31	VSS	-2205	-1336	81	C2-	2295	-1336	131	COM18	5271	120
32	MS	-2115	-1336	82	C2-	2385	-1336	132	COM19	5271	190
33	CLS	-2025	-1336	83	C2-	2475	-1336	133	COM20	5271	260
34	VDD	-1935	-1336	84	C2-	2565	-1336	134	COM21	5271	330
35	MI	-1845	-1336	85	VSS	2655	-1336	135	COM22	5271	400
36	PS	-1755	-1336	86	VSS	2745	-1336	136	COM23	5271	470
37	VSS	-1665	-1336	87	VR	2835	-1336	137	COM24	5271	540
38	VSS	-1575	-1336	88	VR	2925	-1336	138	COM25	5271	610
39	VSS	-1485	-1336	89	VO	3015	-1336	139	COM26	5271	680
40	VSS	-1395	-1336	90	VO	3105	-1336	140	COM27	5271	750
41	VSS	-1305	-1336	91	V1	3195	-1336	141	COM28	5271	820
42	VSS	-1215	-1336	92	V1	3285	-1336	142	COM29	5271	890
43	VSS	-1125	-1336	93	V2	3375	-1336	143	COM30	5271	960
44	VSS	-1035	-1336	94	V2	3465	-1336	144	COM31	5271	1030
45	VSS	-945	-1336	95	V2	3555	-1336	145	COM32	5271	1100
46	VSS	-855	-1336	96	V3	3645	-1336	146	DUMMY	5271	1170
47	VDD	-765	-1336	97	V4	3735	-1336	147	DUMMY	5271	1240
48	VDD	-675	-1336	98	V4	3825	-1336	148	DUMMY	4865	1301
49	VDD	-585	-1336	99	VSS	3915	-1336	149	DUMMY	4795	1301
50	VDD	-495	-1336	100	VSS	4005	-1336	150	DUMMY	4725	1301
50	V DD	+33	1000	100	1 * 00	+00	-50	100	DOMINI	7,20	1001



Table 2. Pad Center Coordinates (Continued)

[Unit: µm]

151 DLMMY 4685 1301 201 SEG01 1165 1301 251 SEG101 -2445 152 SEG1 4585 1301 202 SEG51 1085 1301 252 SEG101 -2445 1531 SEG2 4515 1301 203 SEG52 1015 1301 253 SEG102 -2485 154 SEG3 4445 1301 204 SEG33 945 1301 253 SEG102 -2555 155 SEG4 4375 1301 205 SEG54 875 1301 255 SEG104 -2625 156 SEG6 4305 1301 206 SEG54 875 1301 256 SEG104 -2625 157 SEG6 4225 1301 207 SEG66 735 1301 257 SEG106 -2765 158 SEG7 4166 1301 208 SEG67 666 1301 258 SEG106 -2835 159 SEG8 4086 1301 208 SEG8 585 1301 258 SEG108 -2835 160 SEG9 4025 1301 210 SEG98 525 1301 250 SEG108 -2975 161 SEG10 3365 1301 211 SEG00 455 1301 261 SEG110 -3045 162 SEG11 3385 1301 212 SEG63 355 1301 261 SEG110 -3045 163 SEG12 3315 1301 213 SEG63 3245 1301 262 SEG111 -3165 166 SEG14 3375 1301 213 SEG63 2245 1301 262 SEG111 -3165 166 SEG14 3375 1301 214 SEG63 2245 1301 262 SEG113 -3225 166 SEG14 3375 1301 215 SEG64 175 1301 265 SEG114 -3325 166 SEG15 3365 1301 216 SEG66 1301 226 SEG113 -3225 166 SEG16 3365 1301 217 SEG66 356 1301 267 SEG116 -3466 1301 267 SEG116	No.	Name	Χ	Υ	No.	Name	Χ	Υ	No.	Name	Χ	Υ
152 SEG1 4585 1301 202 SEG51 1085 1301 252 SEG101 -2445 153 1562 4515 1301 204 SEG52 1015 1301 253 SEG102 -2485 154 SEG3 4445 1301 204 SEG53 945 1301 254 SEG103 -2555 155 SEG4 4375 1301 205 SEG54 875 1301 225 SEG104 -2625 155 SEG5 4305 1301 206 SEG55 805 1301 225 SEG105 -2685 157 SEG6 4235 1301 207 SEG56 735 1301 226 SEG105 -2685 157 SEG6 4235 1301 208 SEG57 665 1301 227 SEG107 -2835 158 SEG7 4165 1301 208 SEG57 665 1301 228 SEG107 -2835 159 SEG8 4095 1301 210 SEG98 552 1301 229 SEG108 -2905 160 SEG9 4025 1301 210 SEG98 552 1301 220 SEG109 -2975 161 SEG10 3955 1301 212 SEG9 455 1301 226 SEG109 -2975 162 SEG11 3885 1301 212 SEG61 365 1301 226 SEG111 3115 163 SEG12 3815 1301 213 SEG62 315 1301 226 SEG111 3115 164 SEG13 3745 1301 214 SEG63 245 1301 264 SEG111 3155 166 SEG15 3305 1301 216 SEG64 175 1301 265 SEG114 -3325 166 SEG16 3305 1301 216 SEG66 106 1301 266 SEG114 -3325 166 SEG16 3305 1301 216 SEG66 106 1301 266 SEG114 -3325 166 SEG16 3305 1301 216 SEG66 106 1301 268 SEG114 -3325 166 SEG16 3305 1301 216 SEG66 106 1301 268 SEG114 -3325 166 SEG16 3305 1301 216 SEG66 106 1301 268 SEG114 -3325 166 SEG16 3305 1301 217 SEG66 35 1301 265 SEG116 3305 1301 217 SEG66 35 1301 265 SEG116 3305 1301 217 SEG66 35 1301 265 SEG116 3305 146 SEG18 3305 1301 217 SEG66 35 1301 226 SEG116 3305 1301 227 SEG116 3305 1301 227 SEG116 3305 1301 228 SEG77 -355 1301 229 SEG118 3305 1301 229 SEG88 105 1301 229 SEG118 3305 1301 221 SEG60 35 301 221 SEG10 3745 3301 221	151	DUMMY	4655	1301	201	SEG50	1155	1301	251	SEG100	-2345	1301
153 SEG2	152	SEG1			202							1301
154 SEG3												1301
156 SEG4 4375 1301 206 SEG54 875 1301 256 SEG106 -2625 157 SEG6 4305 1301 206 SEG56 735 1301 256 SEG106 -2625 158 SEG7 4165 1301 207 SEG36 735 1301 257 SEG106 -2765 159 SEG8 4025 1301 209 SEG38 535 1301 229 SEG108 2905 160 SEG9 4025 1301 210 SEG99 525 1301 220 SEG110 3045 161 SEG10 3955 1301 211 SEG60 385 1301 221 SEG611 3045 162 SEG11 3885 1301 212 SEG61 385 1301 262 SEG111 3115 163 SEG12 3315 1301 221 SEG62 335 1301 226 SE							945					1301
156 SEG5 4205 1301 206 SEG55 805 1301 257 SEG106 -2765 157 SEG6 4235 1301 207 SEG56 735 1301 257 SEG106 -2765 158 SEG7 4165 1301 208 SEG57 666 1301 239 SEG107 -2835 159 SEG8 4025 1301 209 SEG58 535 1301 259 SEG108 -2905 160 SEG9 4025 1301 210 SEG59 525 1301 260 SEG109 -2975 161 SEG10 3355 1301 211 SEG60 455 1301 261 SEG10 -3045 162 SEG111 3355 1301 212 SEG61 335 3301 212 SEG61 335 3301 221 SEG61 335 3301 222 SEG111 3315 163 SEG12 3315 1301 213 SEG62 315 1301 263 SEG111 -3115 163 SEG13 3745 1301 214 SEG63 245 1301 264 SEG113 -3255 166 SEG14 3675 1301 215 SEG64 175 1301 265 SEG111 -3325 166 SEG14 3675 1301 216 SEG65 106 1301 266 SEG115 -3325 166 SEG16 3305 1301 217 SEG66 35 1301 266 SEG116 -3325 167 SEG16 3335 1301 217 SEG66 105 1301 266 SEG116 -3325 168 SEG17 3465 1301 218 SEG67 -35 1301 267 SEG116 -3366 168 SEG18 3335 1301 218 SEG67 -35 1301 268 SEG117 -3555 170 SEG19 3325 1301 220 SEG69 -175 1301 268 SEG117 -3655 170 SEG19 3325 1301 221 SEG67 -35 1301 270 SEG119 -3675 171 SEG20 3255 1301 221 SEG71 -3455 1301 270 SEG119 -3675 171 SEG20 3325 1301 222 SEG89 -175 1301 270 SEG119 -3675 171 SEG22 3115 1301 222 SEG71 -355 1301 277 SEG12 -3815 173 SEG22 3115 301 222 SEG71 -355 1301 277 SEG12 -3815 173 SEG22 3115 301 222 SEG71 -355 1301 277 SEG12 -3815 173 SEG22 3115 301 222 SEG71 -355 1301 277 SEG12 -3815 175 SEG22 -365 1301 224 SEG73 -455 1301 277 SEG12 -3856 1301 277 SEG12 -3856 1301 278 SEG32 -365 1301 278 SEG32 -365 -301 277 SEG12 -365 -301 277					205							1301
157 SEG6 4235 1301 207 SEG66 736 1301 257 SEG106 -2765 158 SEG7 4165 1301 208 SEG87 666 1301 258 SEG107 -2835 159 SEG8 4095 1301 210 SEG89 525 1301 260 SEG108 -2975 161 SEG10 3955 1301 211 SEG69 455 1301 260 SEG110 3045 162 SEG11 3885 1301 221 SEG61 385 1301 221 SEG11 3015 1301 213 SEG112 3815 1301 221 SEG61 385 1301 226 SEG111 33115 1301 213 SEG63 345 1301 226 SEG111 33115 1301 221 SEG63 345 1301 226 SEG111 3315 1301 2216 SEG113 3255 166 SEG13 <td></td> <td>1301</td>												1301
158												1301
159 SEG8												1301
160 SEG9												1301
161 SEG10 3385 1301 211 SEG80 455 1301 261 SEG110 33045 1301 262 SEG111 3115 163 SEG12 3315 1301 213 SEG82 315 1301 263 SEG112 3185 164 SEG13 3745 1301 214 SEG83 245 1301 263 SEG112 3185 166 SEG14 3375 1301 215 SEG84 175 1301 265 SEG114 3325 166 SEG15 3805 1301 216 SEG86 105 1301 266 SEG114 3325 166 SEG15 3805 1301 216 SEG86 105 1301 266 SEG114 3325 167 SEG16 3535 1301 217 SEG86 35 1301 267 SEG116 3465 1301 218 SEG87 35 1301 268 SEG117 3465 1301 218 SEG87 35 1301 268 SEG117 3465 1301 218 SEG87 35 1301 268 SEG117 3465 1301 219 SEG88 -106 1301 268 SEG118 3465 170 SEG19 3325 1301 220 SEG89 -175 1301 270 SEG118 3365 171 SEG20 3255 1301 221 SEG89 -175 1301 270 SEG119 3375 172 SEG21 3185 1301 222 SEG71 3315 1301 272 SEG120 3745 172 SEG21 3185 1301 222 SEG71 3315 1301 272 SEG121 3385 174 SEG23 3045 1301 224 SEG73 -455 1301 273 SEG122 3385 175 SEG24 2975 1301 225 SEG74 -525 1301 277 SEG126 4025 177 SEG26 2385 1301 227 SEG126 4025 177 SEG26 2385 1301 227 SEG76 -666 1301 277 SEG126 4025 177 SEG26 2385 1301 227 SEG77 -735 1301 276 SEG124 4025 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 4385 180 SEG39 2625 1301 229 SEG78 805 1301 277 SEG126 4165 178 SEG37 2485 1301 277 SEG126 4165 178 SEG37 2485 1301 277 SEG126 4165 180 SEG39 2455 1301 230 SEG79 875 1301 278 SEG127 4325 4305 180 SEG39 2455 1301 231 SEG87 805 1301 278 SEG127 4325 4305 180 SEG39 2455 1301 232 SEG77 -735 1301 280 SEG131 4515 183 SEG37 2765 301 234 SEG37 2455 301 240 SEG39 1405 301	160		4025									1301
162 SEG11 3885 1301 212 SEG61 385 1301 262 SEG111 -3115 163 SEG12 3815 1301 214 SEG63 245 1301 264 SEG13 3255 166 SEG14 3675 1301 214 SEG63 245 1301 264 SEG113 3255 166 SEG14 3675 1301 215 SEG64 175 1301 265 SEG114 3325 166 SEG16 3605 1301 215 SEG66 105 1301 266 SEG115 -3395 167 SEG16 3635 1301 217 SEG66 105 1301 267 SEG116 -3465 168 SEG17 3465 1301 218 SEG67 -35 1301 267 SEG116 -3465 168 SEG17 3465 1301 218 SEG67 -35 1301 267 SEG116 -3465 168 SEG17 3465 1301 219 SEG68 -105 1301 269 SEG118 -3605 170 SEG19 3325 1301 220 SEG69 -175 1301 270 SEG119 -3675 171 SEG20 3255 1301 221 SEG71 -315 1301 271 SEG12 -3315 173 SEG22 3115 1301 222 SEG71 -315 1301 272 SEG12 -3385 174 SEG23 3045 1301 223 SEG72 -3365 1301 275 SEG12 -3385 175 SEG24 2975 1301 225 SEG74 -525 1301 277 SEG124 -4025 176 SEG26 2335 1301 227 SEG76 -665 1301 277 SEG124 -4025 178 SEG27 2766 1301 227 SEG76 -665 1301 277 SEG124 -4025 178 SEG27 2766 1301 227 SEG76 -665 1301 277 SEG124 -4025 178 SEG25 2905 1301 227 SEG76 -665 1301 277 SEG125 -4095 178 SEG26 2335 1301 227 SEG76 -665 1301 277 SEG125 -4095 178 SEG27 2766 1301 228 SEG77 -735 1301 278 SEG127 -4235 181 SEG33 2455 1301 233 SEG87 -735 1301 278 SEG127 -4235 181 SEG33 2455 1301 233 SEG81 -1015 1301 281 SEG131 -4455 183 SEG37 2465 1301 233 SEG86 -1365 1301 281 SEG131 -4455 185 SEG34 2455 1301 233 SEG86 -1365 1301 281 SEG131 -4455 185 SEG34 2455 1301 233 SEG86 -1365 1301 281 SEG131 -4565 1301 234 SEG31 -1455 1301 282 SEG131 -4565 1301 234 SEG37												1301
163 SEG12 3815 1301 213 SEG62 315 1301 263 SEG112 3185 164 SEG13 3745 1301 214 SEG63 245 1301 266 SEG113 3.255 166 SEG14 3675 1301 215 SEG64 175 1301 265 SEG114 3.325 166 SEG15 3605 1301 216 SEG65 105 1301 236 SEG115 3.395 167 SEG16 3635 1301 217 SEG66 35 1301 236 SEG115 3.395 168 SEG16 3635 1301 218 SEG67 35 1301 236 SEG115 3.3465 168 SEG17 3465 1301 218 SEG67 35 1301 238 SEG117 3.3535 169 SEG18 3395 1301 219 SEG68 -105 1301 239 SEG118 3.305 170 SEG19 3325 1301 220 SEG99 -175 1301 270 SEG119 3.3675 171 SEG20 3.255 1301 221 SEG70 -245 1301 271 SEG120 3.3745 172 SEG21 3185 1301 222 SEG71 -315 1301 272 SEG121 3.385 173 SEG22 3115 1301 224 SEG73 -455 1301 274 SEG123 3.995 174 SEG23 3.045 1301 226 SEG75 -595 1301 276 SEG124 4025 176 SEG26 2335 1301 226 SEG75 -595 1301 276 SEG125 4095 177 SEG28 2395 1301 228 SEG77 -735 1301 277 SEG126 4165 178 SEG27 2765 1301 229 SEG78 -805 1301 277 SEG126 4465 179 SEG28 2395 1301 229 SEG78 -805 1301 277 SEG126 4465 180 SEG31 2485 1301 229 SEG78 -805 1301 278 SEG127 4235 181 SEG30 2555 1301 230 SEG99 -875 1301 280 SEG130 4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 280 SEG130 4375 183 SEG32 2415 1301 234 SEG89 -1755 1301 280 SEG130 4445 184 SEG33 2265 1301 236 SEG78 -805 1301 280 SEG130 4375 185 SEG34 2275 1301 230 SEG99 -875 1301 280 SEG127 4235 186 SEG35 2205 1301 230 SEG99 -875 1301 280 SEG130 4445 187 SEG36 235 1301 234 SEG89 -1755 1301 280 DUMMY 4795 188 SEG37 2666 1301 234 SE												1301
164												1301
185												1301
166												1301
167 SEG16 3635 1301 217 SEG66 35 1301 267 SEG116 -3465 168 SEG17 3465 1301 218 SEG67 -35 1301 268 SEG117 -3535 169 SEG18 3395 1301 229 SEG68 -105 1301 269 SEG118 -3605 170 SEG19 3325 1301 220 SEG69 -175 1301 270 SEG119 -3675 171 SEG20 3255 1301 221 SEG70 -245 1301 271 SEG120 -3745 172 SEG21 3185 1301 222 SEG71 -315 1301 272 SEG112 -3815 173 SEG22 3115 1301 223 SEG72 -385 1301 273 SEG122 -3885 174 SEG23 3045 1301 224 SEG73 -455 1301 274 SEG123 -3955 175 SEG24 2975 1301 225 SEG74 -525 1301 275 SEG124 -4025 176 SEG25 2905 1301 226 SEG75 -595 1301 276 SEG125 -4095 177 SEG26 2835 1301 228 SEG77 -735 1301 277 SEG126 -4165 179 SEG28 2695 1301 228 SEG77 -735 1301 277 SEG126 -4165 179 SEG28 2695 1301 228 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2455 1301 233 SEG32 -1055 1301 281 SEG130 -4445 182 SEG31 2485 1301 233 SEG32 -1055 1301 284 SEG131 -4515 183 SEG32 2415 1301 233 SEG32 -1055 1301 286 DUMMY -4725 186 SEG36 2235 1301 234 SEG38 -1155 1301 286 DUMMY -4725 186 SEG36 2205 1301 233 SEG38 -1255 1301 287 DUMMY -4725 186 SEG36 2205 1301 233 SEG38 -1255 1301 287 DUMMY -4725 186 SEG36 2205 1301 233 SEG38 -1505 1301 288 DUMMY -4725 186 SEG36 2205 1301 233 SEG38 -1505 1301 289 DUMMY -5271 189 SEG36 1305 248 SEG37 -1435 1301 292 COM63 -5271 190 SEG46 1455 1301 244 SEG37 -1435 1301 292 COM63 -5271 191 SEG46 1455 1301 244 SEG37 -1435 1301 293 COM60 -5271 196 SEG46 1455 1301 244 SEG37 -1255 1301 295 COM60 -5271												1301
168 SEG17 3465 1301 218 SEG67 -35 1301 268 SEG117 -33535 169 SEG18 3395 1301 219 SEG68 -105 1301 269 SEG118 -3605 170 SEG19 3325 1301 220 SEG69 -175 1301 270 SEG119 -3675 171 SEG20 3255 1301 221 SEG70 -245 1301 271 SEG120 -3745 172 SEG21 3185 1301 222 SEG71 -315 1301 272 SEG121 -3815 173 SEG22 3115 1301 223 SEG72 -385 1301 273 SEG122 -3885 174 SEG23 3045 1301 224 SEG73 -455 1301 274 SEG123 -3355 175 SEG24 2975 1301 226 SEG74 -525 1301 275 SEG124 -4025 176 SEG25 2306 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 229 SEG78 -805 1301 278 SEG127 -4235 180 SEG29 2625 1301 229 SEG78 -805 1301 279 SEG129 -4375 181 SEG30 2555 1301 232 SEG79 -875 1301 280 SEG129 -4375 181 SEG31 2485 1301 232 SEG81 -1015 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 284 DUMMY -4725 186 SEG35 2205 1301 236 SEG85 -1225 1301 286 DUMMY -4725 186 SEG36 2135 1301 236 SEG85 -1225 1301 287 DUMMY -4655 187 SEG38 1395 1301 233 SEG88 -1505 1301 287 DUMMY -4657 189 SEG38 1396 1301 233 SEG89 -1575 1301 290 COM63 -5271 190 SEG39 1925 1301 244 SEG39 -1645 1301 291 COM64 -5271 191 SEG46 1435 1301 244 SEG39 -1855 1301 293 COM66 -5271 193 SEG46 1506 1301 248 SEG97 -2135 1301 298 COM57 -5271 196 SEG46 1435 1301 248 SEG97 -2135 1301 298 COM57 -5271 197 SEG46 1435 1301 248 SEG97 -2135 1301 298 COM57 -5271 198 SEG47 1366 1301 248 SEG97 -2135 1301 298 COM57 -5271 198 SEG47 1366												1301
169 SEG18 3395 1301 219 SEG68 -105 1301 269 SEG118 -3605 170 SEG19 3325 1301 220 SEG69 -175 1301 270 SEG119 -3675 171 SEG120 3745 172 SEG21 3185 1301 221 SEG70 -245 1301 271 SEG120 -3745 172 SEG21 3185 1301 222 SEG71 -315 1301 272 SEG121 -3815 173 SEG22 3115 1301 223 SEG72 -385 1301 273 SEG122 -3885 175 SEG24 2975 1301 224 SEG73 -455 1301 275 SEG123 -3355 175 SEG24 2975 1301 225 SEG74 -525 1301 275 SEG124 -4025 176 SEG25 2905 1301 226 SEG75 -595 1301 276 SEG125 -4096 177 SEG26 2835 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2895 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 231 SEG80 -945 1301 281 SEG130 -4456 182 SEG31 2485 1301 232 SEG81 -1015 1301 281 SEG130 -4456 182 SEG34 2275 1301 233 SEG32 -1085 1301 283 SEG132 -4356 185 SEG34 2275 1301 233 SEG38 -1085 1301 283 SEG132 -4356 185 SEG34 2275 1301 234 SEG37 -1355 1301 283 SEG132 -4356 185 SEG34 2275 1301 234 SEG37 -1365 1301 286 DUMMY -4725 186 SEG35 2205 1301 234 SEG37 -1435 1301 288 DUMMY -4725 186 SEG36 2205 1301 235 SEG84 -1225 1301 288 DUMMY -4725 186 SEG37 2065 1301 237 SEG38 -1505 1301 288 DUMMY -4725 186 SEG36 2135 1301 237 SEG36 -1365 1301 238 SEG312 -1085 1301 237 SEG36 -1365 1301 238 DUMMY -5271 190 SEG38 1925 1301 242 SEG31 -1715 1301 239 SEG38 -1505 1301 239 DUMMY -5271 191 SEG40 1855 1301 242 SEG31 -1715 1301 239 DUMMY -5271 193 SEG44 1775 1301 242 SEG39 -1755 1301 292 COM63 -5271 193 SEG46 1435 1301 244												1301
170 SEG19 3325 1301 220 SEG69 -175 1301 270 SEG119 -3675 171 SEG20 3255 1301 221 SEG70 -245 1301 271 SEG120 -3745 172 SEG121 -3115 1301 222 SEG71 -315 1301 272 SEG121 -3815 173 SEG22 3115 1301 222 SEG72 -385 1301 273 SEG122 -3885 174 SEG23 3045 1301 224 SEG73 -455 1301 274 SEG123 -3955 175 SEG44 2975 1301 225 SEG74 -525 1301 276 SEG125 -4095 177 SEG26 2905 1301 226 SEG75 -595 1301 276 SEG125 -4095 177 SEG26 2835 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2895 1301 229 SEG78 -805 1301 279 SEG128 -4306 180 SEG29 2625 1301 229 SEG78 -805 1301 279 SEG128 -4306 180 SEG29 2625 1301 231 SEG80 -945 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 285 SEG131 -4515 185 SEG34 2275 1301 236 SEG85 -1295 1301 286 DUMMY -4725 186 SEG36 2135 1301 236 SEG86 -1295 1301 287 DUMMY -4725 188 SEG37 2065 1301 238 SEG87 -1435 1301 287 DUMMY -4725 189 SEG38 1955 1301 238 SEG37 -1435 1301 287 DUMMY -4725 190 SEG39 1925 1301 241 SEG90 -1645 1301 290 COM64 -5271 191 SEG40 1855 1301 242 SEG91 -1715 1301 290 COM64 -5271 192 SEG44 1575 1301 242 SEG91 -1715 1301 295 COM60 -5271 195 SEG44 1575 1301 243 SEG92 -1785 1301 295 COM60 -5271 195 SEG46 1435 1301 244 SEG93 -1855 1301 295 COM60 -5271 196 SEG45 1505 1301 244 SEG93 -1785 1301 295 COM60 -5271 196 SEG47 1365 1301 248 SEG97 -2135 1301 298 C												1301
171 SEG20 3255 1301 221 SEG70 -245 1301 271 SEG120 -3745 172 SEG21 3185 1301 222 SEG71 -315 1301 273 SEG121 -3815 173 SEG23 3045 1301 224 SEG73 -455 1301 274 SEG123 -3955 175 SEG24 22975 1301 225 SEG74 -525 1301 276 SEG124 -4025 176 SEG25 2905 1301 226 SEG75 -595 1301 276 SEG125 -4095 177 SEG26 2835 1301 227 SEG76 -666 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 223 SEG78 -806 1301 279 </td <td></td> <td>1301</td>												1301
172 SEG21 3185 1301 222 SEG71 -315 1301 272 SEG121 -3815 173 SEG22 3115 1301 223 SEG72 -385 1301 273 SEG122 -3885 174 SEG23 3045 1301 224 SEG73 -455 1301 274 SEG123 -3955 175 SEG24 2975 1301 225 SEG74 -525 1301 275 SEG124 -4025 176 SEG25 2905 1301 226 SEG75 -596 1301 276 SEG125 -4095 177 SEG26 2835 1301 227 SEG76 -665 1301 276 SEG125 -4095 177 SEG26 2835 1301 227 SEG76 -666 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 285 DUMMY -4725 186 SEG36 2205 1301 235 SEG84 -1255 1301 286 DUMMY -4725 186 SEG36 2205 1301 233 SEG86 -1365 1301 287 DUMMY -4725 186 SEG36 2205 1301 233 SEG86 -1365 1301 287 DUMMY -4725 186 SEG36 2205 1301 235 SEG86 -1365 1301 287 DUMMY -4725 187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4725 188 SEG37 2065 1301 233 SEG87 -1435 1301 289 DUMMY -4725 149 SEG40 1855 1301 242 SEG91 -1715 1301 289 DUMMY -5271 191 SEG40 1855 1301 242 SEG91 -1715 1301 292 COM63 -5271 194 SEG45 1505 1301 244 SEG93 -1855 1301 295 COM60 -5271 195 SEG44 1575 1301 248 SEG95 -1995 1301 296 COM60 -5271 196 SEG45 1505 1301 248 SEG97 -2135 1301 298 COM67 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM6												1301
173 SEG22 3115 1301 223 SEG72 -385 1301 273 SEG122 -3885 174 SEG23 3045 1301 224 SEG73 -455 1301 274 SEG123 -3955 175 SEG24 2975 1301 225 SEG74 -525 1301 275 SEG124 -4025 176 SEG25 2905 1301 226 SEG75 -595 1301 276 SEG124 -4025 177 SEG26 2835 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 229 SEG78 -805 1301 279 SEG128 -4305 181 SEG30 2555 1301 231 SEG80 -945 1301 280 SEG129 -4375 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG34 -1225 1301 284 DUMMY -4725 186 SEG35 2205 1301 236 SEG86 -1295 1301 286 DUMMY -4725 186 SEG36 2205 1301 237 SEG38 -1505 1301 288 DUMMY -4725 188 SEG37 2065 1301 237 SEG38 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 244 SEG93 -1575 1301 293 COM64 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 293 COM64 -5271 194 SEG44 1575 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 244 SEG93 -1855 1301 295 COM60 -5271 196 SEG45 1435 1301 297 COM65 -5271 196 SEG46 1435 1301 248 SEG97 -2135 1301 296 COM67 -5271 196 SEG46 1435 1301 248 SEG97 -2135 1301 298 COM67 -5271 196 SEG46 1435 1301 248 SEG97 -2135 1301 298 COM67 -5271 197 SEG46 1435 1301 248 SEG97 -2135 1301 298 COM67 -5271 198 SEG47 1366 1301 248 SEG97 -2135 1301 298 COM67 -5271 198 SEG47 1366 1301 248 SEG97 -2135 1301 298 COM67 -5271 198 SEG47 136												1301
174 SEG23 3045 1301 224 SEG73 -455 1301 274 SEG123 -3955 176 SEG24 2975 1301 225 SEG74 -525 1301 276 SEG124 -4025 177 SEG25 2905 1301 226 SEG76 -595 1301 276 SEG125 -4095 177 SEG26 2835 1301 227 SEG76 -666 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG128 -4305 181 SEG30 2555 1301 231 SEG80 -945 1301 281 <td></td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1301</td>						_						1301
175 SEG24 2975 1301 225 SEG74 -525 1301 275 SEG124 -4025 176 SEG25 2905 1301 226 SEG75 -595 1301 276 SEG125 -4095 177 SEG26 2835 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 233 SEG82 -1085 1301 283 </td <td></td> <td>1301</td>												1301
176 SEG25 2905 1301 226 SEG75 -595 1301 276 SEG125 -4095 177 SEG26 2835 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283<												1301
177 SEG26 2835 1301 227 SEG76 -665 1301 277 SEG126 -4165 178 SEG27 2765 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 284												1301
178 SEG27 2766 1301 228 SEG77 -735 1301 278 SEG127 -4235 179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 234 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 284 DUMMY -4655 185 SEG34 2275 1301 235 SEG84 -1225 1301 286												1301
179 SEG28 2695 1301 229 SEG78 -805 1301 279 SEG128 -4305 180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 282 SEG131 -4515 184 SEG33 2345 1301 234 SEG83 -1155 1301 283 SEG132 -4585 185 SEG34 2275 1301 235 SEG84 -1225 1301 285 DUMMY -4725 186 SEG35 2205 1301 236 SEG85 -1295 1301 28												1301
180 SEG29 2625 1301 230 SEG79 -875 1301 280 SEG129 -4375 181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 284 DUMMY -4655 185 SEG34 2275 1301 235 SEG84 -1255 1301 285 DUMMY -4795 186 SEG35 2205 1301 236 SEG86 -1365 1301 286 DUMMY -4795 187 SEG36 2135 1301 238 SEG87 -1435 1301 288												1301
181 SEG30 2555 1301 231 SEG80 -945 1301 281 SEG130 -4445 182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 284 DUMMY -4655 185 SEG34 2275 1301 235 SEG84 -1225 1301 285 DUMMY -4725 186 SEG36 2205 1301 236 SEG85 -1295 1301 286 DUMMY -4795 187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4795 188 SEG37 2065 1301 238 SEG86 -1365 1301 288												1301
182 SEG31 2485 1301 232 SEG81 -1015 1301 282 SEG131 -4515 183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 284 DUMMY -4655 185 SEG34 2275 1301 235 SEG84 -1225 1301 285 DUMMY -4725 186 SEG35 2205 1301 236 SEG85 -1295 1301 286 DUMMY -4795 187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4795 188 SEG37 2065 1301 238 SEG87 -1435 1301 288 DUMMY -5271 189 SEG38 1995 1301 239 SEG88 -1505 1301 289												1301
183 SEG32 2415 1301 233 SEG82 -1085 1301 283 SEG132 -4585 184 SEG33 2345 1301 234 SEG83 -1155 1301 284 DUMMY -4655 185 SEG34 2275 1301 235 SEG84 -1225 1301 285 DUMMY -4725 186 SEG35 2205 1301 236 SEG85 -1295 1301 286 DUMMY -4795 187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4795 188 SEG37 2065 1301 238 SEG87 -1435 1301 288 DUMMY -5271 189 SEG38 1995 1301 239 SEG88 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 240 SEG89 -1575 1301 290<												1301
184 SEG33 2345 1301 234 SEG83 -1155 1301 284 DUMMY -4655 185 SEG34 2275 1301 235 SEG84 -1225 1301 285 DUMMY -4725 186 SEG35 2205 1301 236 SEG85 -1295 1301 286 DUMMY -4795 187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4795 188 SEG37 2065 1301 238 SEG86 -1365 1301 288 DUMMY -5271 189 SEG38 1995 1301 239 SEG88 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 240 SEG89 -1575 1301 290 COMS -5271 191 SEG40 1855 1301 241 SEG99 -1645 1301 291 <td></td> <td>1301</td>												1301
185 SEG34 2275 1301 235 SEG84 -1225 1301 285 DUMMY -4725 186 SEG35 2205 1301 236 SEG85 -1295 1301 286 DUMMY -4795 187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4865 188 SEG37 2065 1301 238 SEG87 -1435 1301 288 DUMMY -5271 189 SEG38 1995 1301 239 SEG88 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 240 SEG89 -1575 1301 290 COMS -5271 191 SEG40 1855 1301 241 SEG90 -1645 1301 291 COM64 -5271 192 SEG41 1785 1301 242 SEG91 -1715 1301 292 <td></td> <td>1301</td>												1301
186 SEG35 2205 1301 236 SEG85 -1295 1301 286 DUMMY -4795 187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4865 188 SEG37 2065 1301 238 SEG87 -1435 1301 288 DUMMY -5271 189 SEG38 1995 1301 239 SEG88 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 240 SEG89 -1575 1301 290 COMS -5271 191 SEG40 1855 1301 241 SEG90 -1645 1301 291 COM64 -5271 192 SEG41 1785 1301 242 SEG91 -1715 1301 292 COM63 -5271 193 SEG42 1715 1301 243 SEG92 -1785 1301 293 <td></td> <td>1301</td>												1301
187 SEG36 2135 1301 237 SEG86 -1365 1301 287 DUMMY -4865 188 SEG37 2065 1301 238 SEG87 -1435 1301 288 DUMMY -5271 189 SEG38 1995 1301 239 SEG88 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 240 SEG89 -1575 1301 290 COMS -5271 191 SEG40 1855 1301 241 SEG90 -1645 1301 291 COM64 -5271 192 SEG41 1785 1301 242 SEG91 -1715 1301 292 COM63 -5271 193 SEG42 1715 1301 243 SEG92 -1785 1301 293 COM62 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 294 <td></td> <td>1301</td>												1301
188 SEG37 2065 1301 238 SEG87 -1435 1301 288 DUMMY -5271 189 SEG38 1995 1301 239 SEG88 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 240 SEG89 -1575 1301 290 COMS -5271 191 SEG40 1855 1301 241 SEG90 -1645 1301 291 COM64 -5271 192 SEG41 1785 1301 242 SEG91 -1715 1301 292 COM63 -5271 193 SEG42 1715 1301 243 SEG92 -1785 1301 293 COM63 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 245 SEG94 -1925 1301 295 <td></td> <td>1301</td>												1301
189 SEG38 1995 1301 239 SEG88 -1505 1301 289 DUMMY -5271 190 SEG39 1925 1301 240 SEG89 -1575 1301 290 COMS -5271 191 SEG40 1855 1301 241 SEG90 -1645 1301 291 COM64 -5271 192 SEG41 1785 1301 242 SEG91 -1715 1301 292 COM63 -5271 193 SEG42 1715 1301 243 SEG92 -1785 1301 293 COM63 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 245 SEG94 -1925 1301 295 COM60 -5271 196 SEG45 1505 1301 246 SEG95 -1995 1301 296 <td></td> <td>1240</td>												1240
190 SEG39 1925 1301 240 SEG89 -1575 1301 290 COMS -5271 191 SEG40 1855 1301 241 SEG90 -1645 1301 291 COM64 -5271 192 SEG41 1785 1301 242 SEG91 -1715 1301 292 COM63 -5271 193 SEG42 1715 1301 243 SEG92 -1785 1301 293 COM62 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 245 SEG94 -1925 1301 295 COM60 -5271 196 SEG45 1505 1301 246 SEG95 -1995 1301 296 COM59 -5271 197 SEG46 1435 1301 247 SEG96 -2065 1301 298 <td></td> <td>1170</td>												1170
191 SEG40 1855 1301 241 SEG90 -1645 1301 291 COM64 -5271 192 SEG41 1785 1301 242 SEG91 -1715 1301 292 COM63 -5271 193 SEG42 1715 1301 243 SEG92 -1785 1301 293 COM62 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 245 SEG94 -1925 1301 295 COM60 -5271 196 SEG45 1505 1301 246 SEG95 -1995 1301 296 COM59 -5271 197 SEG46 1435 1301 247 SEG96 -2065 1301 298 COM57 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 </td <td></td> <td>1100</td>												1100
192 SEG41 1785 1301 242 SEG91 -1715 1301 292 COM63 -5271 193 SEG42 1715 1301 243 SEG92 -1785 1301 293 COM62 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 245 SEG94 -1925 1301 295 COM60 -5271 196 SEG45 1505 1301 246 SEG95 -1995 1301 296 COM59 -5271 197 SEG46 1435 1301 247 SEG96 -2065 1301 297 COM58 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM57 -5271												1030
193 SEG42 1715 1301 243 SEG92 -1785 1301 293 COM62 -5271 194 SEG43 1645 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 245 SEG94 -1925 1301 295 COM60 -5271 196 SEG45 1505 1301 246 SEG95 -1995 1301 296 COM59 -5271 197 SEG46 1435 1301 247 SEG96 -2065 1301 297 COM58 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM57 -5271												960
194 SEG43 1645 1301 244 SEG93 -1855 1301 294 COM61 -5271 195 SEG44 1575 1301 245 SEG94 -1925 1301 295 COM60 -5271 196 SEG45 1505 1301 246 SEG95 -1995 1301 296 COM59 -5271 197 SEG46 1435 1301 247 SEG96 -2065 1301 297 COM58 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM57 -5271												890
195 SEG44 1575 1301 245 SEG94 -1925 1301 295 COM60 -5271 196 SEG45 1505 1301 246 SEG95 -1995 1301 296 COM59 -5271 197 SEG46 1435 1301 247 SEG96 -2065 1301 297 COM58 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM57 -5271												820
196 SEG45 1505 1301 246 SEG95 -1995 1301 296 COM59 -5271 197 SEG46 1435 1301 247 SEG96 -2065 1301 297 COM58 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM57 -5271												750
197 SEG46 1435 1301 247 SEG96 -2065 1301 297 COM58 -5271 198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM57 -5271												680
198 SEG47 1365 1301 248 SEG97 -2135 1301 298 COM57 -5271												610
												540
100 100 120 120 100												470
200 SEG49 1225 1301 250 SEG99 -2275 1301 300 COM55 -5271												400

Table 2. Pad Center Coordinates (Continued)

[Unit: µm]

-		T	1				T	1		T	[Unit: µm]
No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ
301	COM54	-5271	330								
302	COM53	-5271									
303	COM52	-5271									
304	COM51	-5271	120								
305	COM50	-5271									
306	COM49	-5271									
307	COM48	-5271									
308	COM47	-5271									
309	COM46	-5271									
310	COM45	-5271									
311	COM44	-5271									
312	COM43	-5271									
313	COM42	-5271									
314	COM41	-5271									
315	COM40	-5271									
316	COM39	-5271									
317	COM38	-5271									
318	COM37	-5271	-860								
319	COM36	-5271									
320	COM35	-5271									
321	COM34	-5271									
322	COM33	-5271	-1140								
323	DUMMY	-5271									
324	DUMMY	-5271	-1280								
	+										
	-										
-	+										
-	+							-			
<u> </u>	+	}			-	-	-	-	-		
-	+										
-	+										+
—	+	1			-	-	-	-	-		
-	+	1			-	-		 	-		
	+							 			
	+	1			 	 	 		 		
	+										+
-	+										+
				<u> </u>				<u>II</u>		l	



PIN DESCRIPTION

POWER SUPPLY

Table 3. Power Supply Pin Description

Name	I/O			Description		
VDD	Supply	Power supply				
VSS	Supply	Ground				
V0 V1 V2 V3 V4	I/O	for application. Voltages should V0 ≥ V1 When the intern	permined by LCD pix have the following $\geq V2 \geq V3 \geq V4 \geq V$	/SS active, these voltag	, ,	·

LCD DRIVER SUPPLY

Table 4. LCD Driver Supply Pin Description

Name	I/O	Description
C1-	0	Capacitor 1 negative connection pin for voltage converter
C1+	0	Capacitor 1 positive connection pin for voltage converter
C2-	0	Capacitor 2 negative connection pin for voltage converter
C2+	0	Capacitor 2 positive connection pin for voltage converter
C3-	0	Capacitor 3 negative connection pin for voltage converter
C3+	0	Capacitor 3 positive connection pin for voltage converter
VOUT	I/O	Voltage converter input / output pin
DCDC5B I		5 times boosting circuit enable input pin When this pin is low in 4 times boosting circuit, the 5-times boosting voltage appears at VOUT.
VR	I	V0 voltage adjustment pin It is valid only when on-chip resistors are not used (INTRS = "L").



SYSTEM CONTROL

Table 5. System Control Pin Description

Name	I/O		Description							
		- MS = "H - MS = "L	Master / Slave operation select pin - MS = "H": master operation - MS = "L": slave operation The following table depends on the MS status.							
MS	I	MS	CLS	OSC circuit	Power supply circuit	CL	М	FRS	DISP	
		1.1	Н	Enabled	Enabled	Output	Output	Output	Output	
		Н	L	Disabled	Enabled	Input	Output	Output	Output	
		L	-	Disabled	Disabled	Input	Input	Output	Input	
CLS	I	- CLS = "H	H": enable		lisable seled play clock ir		in)			
CL	I/O	When the	ock input / o KS0713 is l l each other	used in mas	ter/slave mo	ode (multi-c	hip), the CL	pins must	be	
М	I/O	When the	l each other ": output	used in mas	eter/slave mo	ode (multi-c	hip), the M	pins must b	е	
FRS	0		er segment used toget	output pin her with the	M pin.					
DISP	I/O	When KS0	0713 is used leach other ": output		it / output slave mode	(multi-chip)	, the DISP լ	oins must b	е	
INTRS	I	This pin se – INTRS = – INTRS =	: "H": use th : "L": use th	esistors for a le internal re le external re		-				
НРМ	I	Power cor - HPM = " - HPM = "	ntrol pin of t H": high po L": normal ı	ne power su wer mode	ipply circuit					
TEMPS	I	- TEMPS	mperature (= "L": -0.05 = "H": -0.2%	%/°C	f the referen	ice voltage				



Table 5. System Control Pin Description (Continued)

Name	I/O			D	Description
		Selects inpo	ut voltag	es of the built-in volta	tage converter
		BSTS	١	oltage converter input voltage	Remarks
BSTS	I	L		4V	VDD > 4V
		Н		VDD	$2.4V \le VDD \le 3.6V$
		NOTE: Bed	cause th	-	her than 4V in four times boosting. e of VDD has been changed to 3.6V, we strongly all be fixed to "H".
		The LCD di	river duty	ratio depends on th	ne following table
		DUTY	′ 1	DUTY0	Duty ratio
DUTY0	ı	L		L	1/33
DUTY1		L		Н	1/49
		Н		L/H	1/65

MICROPROCESSOR INTERFACE

Table 6. Microprocessor Interface Pin Description

Name	I/O		Description								
RESETB	I		Reset input pin When RESETB is "L", initialization is executed.								
		Paralle	Parallel / Serial data input select input								
		PS	Interface mode	Chip select	Data / instruction	Data	Read / Write	Serial clock			
PS	1	Н	Parallel	CS1B, CS2	RS	DB0 to DB7	E_RD RW_WR	-			
		L	Serial	CS1B, CS2	RS	SID(DB7)	Write only	SCLK(DB6)			
							e on-chip RAM. A				
MI	ı	- MI =	Microprocessor interface selects input pin – MI = "H": 6800-series MPU interface – MI = "L": 8080-series MPU interface								
CS1B CS2	I	Data / i		is enable		CS1B is "L" and ′ may be high im					
RS	I	- RS =	er select input "H": DB0 to ["L": DB0 to [DB7 are di							
		Read /	Write executi	on control	pin						
		MI	MPU type	RW_	WR	Ε	Description				
RW_WR I RW_WR I Read / Write control input pin - RW = "H": read - RW = "L": write					input pin						
	Write enable clock input pin L 8080-series /WR The data ON DB0 to DB7 are latched at edge of the /WR signal.						d at the rising				
					•						



Table 6. Microprocessor Interface Pin Description (Continued)

Name	I/O		Description						
		Read / Write execution control pin							
		MI	MPU type	E_RD	Description				
E_RD	I	Н	6800-series	Е	Read / Write control input pin - RW = "H": When E is "H", DB0 to DB7 are in an output status. - RW = "L": The data on DB0 to DB7 are latched at the falling edge of the E signal.				
		L	8080-series	/RD	Read enable clock input pin When /RD is "L", DB0 to DB7 are in an output statu				
DB0 to DB7	I/O	bus. W - DB0 - DB6: - DB7:	hen the serial in to DB5: high imp serial input cloo serial input data	terface sele bedance k (SCLK) a (SID)	connected to the standard 8-bit microprocessor data cted (PS = "L"); to DB7 may be high impedance.				

LCD DRIVER OUTPUTS

Table 7. LCD Driver Outputs Pin Description

Name	I/O			Description						
		LCD segment driver outputs The display data and the M signal control the output voltage of segment driver.								
		Dianlass data	М	Segment driv	er output voltage					
		Display data	IVI	Normal display	Reverse display					
SEG1		Н	Н	V0	V2					
to SEG132	0	Н	L	Vss	V3					
020102		L	Н	V2	V0					
		L	L	V3	Vss					
		Power save	e mode	Vss	Vss					
		LCD common driver of The internal scanning		al control the output voltag	ge of common driver.					
		Scan data	М	Common driv	er output voltage					
00144		Н	Н		Vss					
COM1 to	0	Н	L		V0					
COM64		L	Н		V1					
		L	L		V4					
		Power save	e mode		Vss					
COMS	0		wo pins are sam	e. When not used, these բ COMS pins on both mast	oins should be left open. er and slave units are the					

NOTE: DUMMY - These pins should be opened (floated).



FUNCTIONAL DESCRIPTION

MICROPROCESSOR INTERFACE

Chip Select Input

There are CS1B and CS2 pins for Chip Selection. The KS0713 can interface with an MPU only when CS1B is "L" and CS2 is "H". When these pins are set to any other combination, RS, E_RD, and RW_WR inputs are disabled and DB0 to DB7 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset.

Parallel / Serial Interface

KS0713 has three types of interface with an MPU, which are one serial and two parallel interfaces. This parallel or serial interface is determined by PS pin as shown in table 8.

Table 8. Parallel / Serial Interface Mode

PS	Туре	CS1B	CS2	MI	Interface mode
1.1	Dorollol	CCAD	663	Н	6800-series MPU mode
H	Parallel	CS1B	CS2	L	8080-series MPU mode
L	Serial	CS1B	CS2	*×	Serial-mode

*x: Don't care

Parallel Interface (PS = "H")

The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by MI as shown in table 9. The type of data transfer is determined by signals at RS, E_RD and RW_WR as shown in table10.

Table 9. Microprocessor Selection for Parallel Interface

MI	CS1B	CS2	RS	E_RD	RW_WR	DB0 to DB7	MPU bus
Н	CS1B	CS2	RS	E	RW	DB0 to DB7	6800-series
L	CS1B	CS2	RS	/RD	/WR	DB0 to DB7	8080-series

Table 10. Parallel Data Transfer

Common	6800-	series	8080-	series	Description	
RS	E_RD (E)	RW_WR (RW)	E_RD (/RD)	RW_WR (/WR)		
Н	Н	Н	L	Н	Display data read out	
Н	Н	L	Н	L	Display data write	
L	Н	Н	L	Н	Register status read	
L	Н	L	Н	L	Writes to internal register (instruction)	



Serial Interface (PS = "L")

When the KS0713 is active, serial data (DB7) and serial clock (DB6) inputs are enabled. And not active, the internal 8-bit shift register and the 3-bit counter are reset. Serial data can be read on the rising edge of serial clock going into DB6 and processed as 8-bit parallel data on the eighth serial clock. Serial data input is display data when RS is high and control data when RS is low. Since the clock signal (DB6) is easy to be affected by the external noise caused by the line length, the operation check on the actual machine is recommended.




Figure 3. Serial Interface Timing

Busy Flag

The Busy Flag indicates whether the KS0713 is operating or not. When DB7 is "H" in read status operation, this device is in busy status and will accept only read status instruction. If the cycle time is correct, the microprocessor needs not to check this flag before each instruction, which improves the MPU performance.



Data Transfer

The KS0713 uses bus holder and internal data bus for Data Transfer with the MPU. When writing data from the MPU to on-chip RAM, data is automatically transferred from the bus holder to the RAM as shown in figure 4. And when reading data from on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this stored data from bus holder for the next data read cycle as shown in figure 5. This means that a dummy read cycle must be inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the specified address cannot be output with the read display data instruction right after the address sets, but can be output at the second read of data.




Figure 4. Write Timing






Figure 5. Read Timing

DISPLAY DATA RAM (DDRAM)

The Display Data RAM stores pixel data for the LCD. It is 65-row by 132-column addressable array. Each pixel can be selected when the page and column addresses are specified. The 65 rows are divided into 8 pages of 8 lines and the 9th page with a single line (DB0 only). Data is read from or written to the 8 lines of each page directly through DB0 to DB7. The display data of DB0 to DB7 from the microprocessor correspond to the LCD common lines as shown in Figure 6. The microprocessor can read from and write to RAM through the I/O buffer. Since the LCD controller operates independently, data can be written into RAM at the same time as data is being displayed without causing the LCD flicker.




Figure 6. RAM-to-LCD Data Transfer

Page Address Circuit

This circuit is for providing a Page Address to Display Data RAM shown in figure 8. It incorporates 4-bit Page Address register changed by only the "Set Page" instruction. Page Address 8 (DB3 is "H", but DB2, DB1 and DB0 are "L") is a special RAM area for the icons and display data DB0 is only valid. When Page Address is above 8, it is impossible to access to on-chip RAM.

Line Address Circuit

This circuit assigns DDRAM a Line Address corresponding to the first line (COM1) of the display. Therefore, by setting line address repeatedly, it is possible to realize the screen scrolling and page switching without changing the contents of on-chip RAM as shown in figure 8. It incorporates 6-bit line address register changed by only the initial display line instruction and 6-bit counter circuit. At the beginning of each LCD frame, the contents of register are copied to the line counter which is increased by CL signal and generates the Line Address for transferring the 132-bit RAM data to the display data latch circuit. However, display data of icons are not scrolled because the MPU can not access Line Address of icons.



Column Address Circuit

Column address circuit has a 8-bit preset counter that provides column address to the Display Data RAM as shown in figure 8. When set Column Address MSB / LSB instruction is issued, 8-bit [Y7:Y0] is updated. And, since this address is increased by 1 each a Read or Write Data instruction, microprocessor can access the display data continuously. However, the counter is not increased and locked if a non-existing address above 84H. It is unlocked if a column address is set again by set Column Address MSB / LSB instruction. And the Column Address counter is independent of page address register.

ADC select instruction makes it possible to invert the relationship between the Column Address and the segment outputs. It is necessary to rewrite the display data on built-in RAM after issuing ADC select instruction. Refer to the following figure 7.




Figure 7. The Relationship between the Column Address and the Segment Outputs

Segment Control Circuit

This circuit controls the display data by the Display ON / OFF, Reverse display ON / OFF and entire display ON / OFF instructions without changing the data in the display data RAM.






Figure 8. Display Data RAM Map



LCD DISPLAY CIRCUITS

Oscillator

This is completely on-chip oscillator and its frequency is nearly independent of VDD. This oscillator signal is used in the voltage converter and display timing generation circuit.

* Test condition: Temperature: 25°C & 85°C, TEMPS="L", No load




Figure 9. VDD vs. fosc

Display Timing Generator Circuit

This circuit generates some signals to be used for displaying LCD. The display clock, CL, generated by oscillation clock, generates the clock for the line counter and the signal for the display data latch. The line address of on-chip RAM is generated in synchronization with the display clock (CL) and the 132-bit display data is latched by the display data latch circuit in synchronization with the display clock. The display data, which is read to the LCD driver, is completely independent of the access to the display data RAM from the microprocessor. The display clock generates an LCD AC signal (M) which enables the LCD driver to make a AC drive waveform, and also generates an internal common timing signal and start signal to the common driver. Driving 2-frame AC driver waveform and internal timing signal are shown in figure 9.

In a multiple-chip configuration, the slave chip requires the M, CL and DISP signals from the master. Table 11 shows the M, CL, and DISP status.

Operation mode	Oscillator	М	CL	DISP
Mootor	ON (internal clock used)	Output	Output	Output
Master	OFF (external clock used)	Output	Input	Output
Slave	-	Input	Input	Input

Table 11. Master and Slave Timing Signal Status






Figure 10. 2-frame AC Driving Waveform (Duty ratio = 1/65)

Common Output Control Circuit

This circuit controls the relationship between the number of common output and specified duty ratio. SHL Select Instruction specifies the scanning direction of the common output pins.

Table 12. The Relationship between Duty Ratio and Common Output

Duty	СПІ	Common output pins									
Duty	SHL	COM[1:16]	COM[17:24]	COM[25:40]	COM[41:48]	COM[49:64]	COMS				
1/33	0	COM[1:16]		*NC	COM[17:32]	COMS					
1/33	1	COM[32:17]		*NC		COM[16:1]	COIVIS				
1/40	0	COM[1:24]	*NC	COM[2	25:48]	COMS				
1/49		COM[4	18:25]	*NC	COM[24:1]		COMS				
1/65	0		COM[1:64]								
1/05	1		COM[64:1]								

*NC: No Connection



LCD DRIVER CIRCUIT

This driver circuit is configured by 66-channel common drivers (including 2 COMS channels) and 132-channel segment drivers. This LCD panel driver voltage depends on the combination of display data and M signal.




Figure 11. Segment and Common Timing



POWER SUPPLY CIRCUITS

The Power Supply circuits generate the voltage levels necessary to drive liquid crystal driver circuits with low power consumption and the fewest components. There are voltage converter circuits, voltage regulator circuits, and voltage follower circuits. They are valid only in master operation and controlled by power control instruction. For details, refers to "Instruction Description". Table 13 shows the referenced combinations in using power supply circuits.

Table 13. Recommended Power Supply Combinations

User setup	Power control (VC VR VF)	V/C circuits	V/R circuits	V/F circuits	VOUT	V0	V1 to V4
Only the internal power supply circuits are used	111	ON	ON	ON	Open	Open	Open
Only the voltage regulator circuits and voltage follower circuits are used	011	OFF	ON	ON	External input	Open	Open
Only the voltage follower circuits are used	0 0 1	OFF	OFF	ON	Open	External input	Open
Only the external power supply circuits are used	000	OFF	OFF	OFF	Open	External input	External input



Voltage Converter Circuits

These circuits boost up the electric potential between VDD and VSS to 2, 3, 4 or 5 times toward positive side and boosted voltage is outputted from VOUT pin.

[C1 = 1.0 to 4.7 mF]VDD VDD VDD **牲** C1 VDD **VOUT VOUT** C3+ C3+ C3 -C3 - $VOUT = 3 \times VDD$ C2+ C2+ C1 C2 -C2 - $VOUT = 2 \times VDD$ C1+ C1+ C1 -C1 -VDD VDD Vdd Vdd DCDC5B DCDC5B Vss Vss Vss Vss **GND GND**

Figure 12. Two Times Boosting Circuit

Figure 13. Three Times Boosting Circuit




Figure 14. Four Times Boosting Circuit

Figure 15. Five Times Boosting Circuit



Voltage Regulator Circuits

The function of the internal Voltage Regulator circuits is to determine liquid crystal operating voltage, V0, by adjusting resistors, Ra and Rb, within the range of |V0| < |VOUT|. Because VOUT is the operating voltage of operational-amplifier circuits shown in figure 16, it is necessary to be applied internally or externally.

For the Eq. 1, we determine V0 by Ra, Rb and VEV. The Ra and Rb are connected internally or externally by INTRS pin. And VEV called the voltage of electronic volume is determined by Eq. 2, where the parameter α is the value selected by instruction, "Set Reference Voltage Register", within the range 0 to 63. VREF voltage at Ta = 25°C is shown in table 14-1.

$$V0 = (1 + \frac{Rb}{Ra}) \times VEV [V] ----- (Eq. 1)$$

$$VeV = (1 - \frac{(63 - \alpha)}{300}) \times VeeF [V] ----- (Eq. 2)$$

Table 14-1. VREF Voltage at Ta = 25 °C

TEMPS	Temp. coefficient	VREF [V]		
L	-0.05% / °C	2.0		
Н	-0.2% / °C	2.0		

Table 14-2. Reference Voltage Parameters (α)

SV5	SV4	SV3	SV2	SV1	SV0	Reference voltage parameter (α)
0	0	0	0	0	0	0
0	0	0	0	0	1	1
:	:	:	:	:	:	:
:	:	:	:	:	:	:
1	1	1	1	1	0	62
1	1	1	1	1	1	63






Figure 16. Internal Voltage Regulator Circuit

In Case of Using Internal Resistors, Ra and Rb (INTRS = "H")

When INTRS pin is "H", resistor Ra is connected internally between VR pin and Vss, and Rb is connected between V0 and VR. We determine V0 by two instructions, "Regulator Resistor Select" and "Set Reference Voltage".

		3-bit data settings (R2 R1 R0)								
	0 0 0	0 0 1	010	011	100	101	110	111		
1+(Rb / Ra)	1.90	2.19	2.55	3.02	3.61	4.35	5.29	6.48		

Table 15. Internal Rb / Ra Ratio depending on 3-bit Data (R2 R1 R0)

The following figure shows V0 voltage measured by adjusting internal regulator resistor ratio (Rb / Ra) and 6-bit electronic volume registers for each temperature coefficient at Ta = 25 °C.




Figure 17. Electronic Volume Level



In Case of Using External Resistors, Ra and Rb. (INTRS = "L")

When INTRS pin is "L", it is necessary to connect external regulator resistor Ra between VR and Vss, and Rb between V0 and VR.

Example: For the following requirements

- 1. LCD driver voltage, V0 = 10V
- 2. 6-bit reference voltage register = (1, 0, 0, 0, 0, 0)
- 3. Maximum current flowing Ra, Rb = 1 uA

From Eq. 2
$$(63 - 32)$$
 VEV = $(1 - \frac{(63 - 32)}{300})$ x 2.0 = 1.79 [V] ----- (Eq. 4)

From requirement 3.

From equations Eq. 3, 4 and 5

Ra = 1.79 [M Ω]

Rb = 8.21 [M Ω]

The following table shows the range of V0 depending on the above requirements.

Table 16. V0 Depending on Electronic Volume Level

	Electronic volume level							
	0		32		63			
V0	8.83		10.00		11.17			

Voltage Follower Circuits

VLCD voltage (V0) is resistively divided into four voltage levels (V1, V2, V3 and V4) and those output impedance are converted by the Voltage Follower for increasing drive capability. The following table shows the relationship between V1 to V4 level and each duty ratio.

Table 17. The Relationship between V1 to V4 level and Duty Ratio

Duty Ratio	DUTY1	DUTY0	LCD Bias	V1	V2	V3	V4
1/33	L	L	1/5	(4/5) x V0	(3/5) x V0	(2/5) x V0	(1/5) x V0
			1/6	(5/6) x V0	(4/6) x V0	(2/6) x V0	(1/6) x V0
1/49	L	Н	1/6	(5/6) x V0	(4/6) x V0	(2/6) x V0	(1/6) x V0
			1/8	(7/8) x V0	(6/8) x V0	(2/8) x V0	(1/8) x V0
1/65	Н	L/H	1/7	(6/7) x V0	(5/7) x V0	(2/7) x V0	(1/7) x V0
			1/9	(8/9) x V0	(7/9) x V0	(2/9) x V0	(1/9) x V0



REFERECE CIRCUIT EXAMPLES




Figure 18. When Using all LCD Power Circuits (4-Time V/C: ON, V/R: ON, V/F: ON)




Figure 19. When Using some LCD Power Circuits (V/C: OFF, V/R: ON, V/F: ON)






Figure 20. When Using some LCD Power Circuits (V/C: OFF, V/R: OFF, V/F: ON)




Figure 21. When Not Using any Internal LCD Power Supply Circuits (V/C: OFF, V/R: OFF, V/F: OFF)

RESET CIRCUIT

Setting RESETB to "L" or Reset instruction can initialize internal function. When RESETB becomes "L", following procedure is occurred.

Display ON / OFF: OFF

Entire display ON / OFF: OFF (normal)

ADC select: OFF (normal)

Reverse display ON / OFF: OFF (normal) Power control register (VC, VR, VF) = (0, 0, 0)

LCD bias ratio: 1/7 (1/65 duty), 1/6 (1/49 duty), 1/5 (1/33 duty)

Read-modify-write: OFF SHL select: OFF (normal) Static indicator mode: OFF

Static indicator register: (S1, S0) = (0, 0)

Display start line: 0 (first) Column address: 0 Page address: 0

Regulator resistor select register: (R2, R1, R0) = (0, 0, 0)

Reference voltage set: OFF

Reference voltage control register: (SV5, SV4, SV3, SV2, SV1, SV0) = (1, 0, 0, 0, 0, 0)

When RESET instruction is issued, following procedure is occurred.

Read-modify-write: OFF Static indicator mode: OFF

Static indicator register: (S1, S0) = (0, 0)

SHL select: 0

Display start line: 0 (first) Column address: 0 Page address: 0

Regulator resistor select register: (R2, R1, R0) = (0, 0, 0)

Reference voltage set: OFF

Reference voltage control register: (SV5, SV4, SV3, SV2, SV1, SV0) = (1, 0, 0, 0, 0, 0)

While RESETB is "L" or Reset instruction is executed, no instruction except read status can be accepted. Reset status appears at DB4. After DB4 becomes "L", any instruction can be accepted. RESETB must be connected to the reset pin of the MPU, and initialize the MPU and this LSI at the same time. The initialization by RESETB is essential before used.



INSTRUCTION DESCRIPTION

Table 18. Instruction Table

x: Don't care

											A . Don't care
Instruction	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description
Read display data	1	1				Read	data				Read data from DDRAM
Write display data	1	0				Write	data				Write data into DDRAM
Read status	0	1	BUSY	ADC	ONOFF	RESETB	0	0	0	0	Read the internal status
Display ON / OFF	0	0	1	0	1	0	1	1	1	DON	Turn on/off LCD panel When DON = 0: display OFF When DON = 1: display ON
Initial display line	0	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0	Specify DDRAM line for COM1
Set reference voltage mode	0	0	1	0	0	0	0	0	0	1	Set reference voltage Mode
Set reference voltage register	0	0	×	×	SV5	SV4	SV3	SV2	SV1	SV0	Set reference voltage register
Set page address	0	0	1	0	1	1	P3	P2	P1	P0	Set page address
Set column address MSB	0	0	0	0	0	1	Y7	Y6	Y5	Y4	Set column address MSB
Set column address LSB	0	0	0	0	0	0	Y3	Y2	Y1	Y0	Set column address LSB
ADC select	0	0	1	0	1	0	0	0	0	ADC	Select SEG output direction When ADC = 0: normal direction (SEG1→SEG132) When ADC = 1: reverse direction (SEG132→SEG1)
Reverse display ON / OFF	0	0	1	0	1	0	0	1	1	REV	Select normal / reverse display When REV = 0: normal display When REV = 1: reverse display
Entire display ON / OFF	0	0	1	0	1	0	0	1	0	EON	Select normal / entire display ON When EON = 0: normal display. When EON = 1: entire display ON
LCD bias select	0	0	1	0	1	0	0	0	1	BIAS	Select LCD bias
Set modify-read	0	0	1	1	1	0	0	0	0	0	Set modify-read mode
Reset modify-read	0	0	1	1	1	0	1	1	1	0	Release modify-read mode
Reset	0	0	1	1	1	0	0	0	1	0	Initialize the internal functions
SHL select	0	0	1	1	0	0	SHL	×	×	×	Select COM output direction When SHL = 0: normal direction (COM1→COM64) When SHL = 1: reverse direction (COM64→COM1)
Power control	0	0	0	0	1	0	1	VC	VR	VF	Control power circuit operation
Regulator resistor select	0	0	0	0	1	0	0	R2	R1	R0	Select internal resistance ratio of the regulator resistor
Set static indicator mode	0	0	1	0	1	0	1	1	0	SM	Set static indicator mode
Set static indicator register	0	0	×	×	×	×	×	×	S1	S0	Set static indicator register
Power save	-	-	-	-	-	-	-	-	-	-	Compound instruction of display OFF and entire display ON
Test instruction	0	0	1	1	1	1	×	×	×	×	Don't use this instruction.



Read Display Data

8-bit data from Display Data RAM specified by the column address and page address can be read by this instruction. As the column address is increased by 1 automatically after each this instruction, the microprocessor can continuously read data from the addressed page. A dummy read is required after loading an address into the column address register. Display Data cannot be read through the serial interface.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1				Read	data			

Write Display Data

8-bit data of Display Data from the microprocessor can be written to the RAM location specified by the column address and page address. The column address is increased by 1 automatically so that the microprocessor can continuously write data to the addressed page.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0				Write	data			




Figure 22. Sequence for Writing Display Data

Figure 23. Sequence for Reading Display Data



35

Read Status

Indicates the internal status of the KS0713.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BUSY	ADC	ON/OFF	RESETB	0	0	0	0

Flag	Description
BUSY	The device is busy when internal operation or reset. Any instruction is rejected until BUSY goes Low. 0: chip is active, 1: chip is being busy.
ADC	Indicates the relationship between RAM column address and segment driver. 0: reverse direction (SEG132 \rightarrow SEG1), 1: normal direction (SEG1 \rightarrow SEG132)
ON / OFF	Indicates display ON / OFF status 0: display ON, 1: display OFF
RESETB	Indicates the initialization is in progress by RESETB signal. 0: chip is active, 1: chip is being reset.

Display ON / OFF

Turns the display ON or OFF

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	1	1	1	DON

DON = 1: display ON DON = 0: display OFF

Initial Display Line

Sets the line address of display RAM to determine the Initial Display Line. The RAM display data is displayed at the top row (COM1 when SHL = L, COM64 when SHL = H) of LCD panel.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	ST5	ST4	ST3	ST2	ST1	ST0

ST5	ST4	ST3	ST2	ST1	ST0	Line address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
:	:	:	:	:	:	:
1	1	1	1	1	0	62
1	1	1	1	1	1	63



Reference Voltage Select

Consists of 2-byte instruction The 1^{st} instruction sets reference voltage mode, the 2^{nd} one updates the contents of reference voltage register. After second instruction, reference voltage mode is released.

The 1st Instruction: Set Reference Voltage Select Mode

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	0	0	0	0	0	1

The 2nd Instruction: Set Reference Voltage Register

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	×	×	SV5	SV4	SV3	SV2	SV1	SV0

SV5	SV4	SV3	SV2	SV1	SV0	Reference voltage parameter (α)
0	0	0	0	0	0	0
0	0	0	0	0	1	1
:	:	:	:	:	:	:
:	:	:	:	:	:	:
1	1	1	1	1	0	62
1	1	1	1	1	1	63




Figure 24. Sequence for Setting the Reference Voltage

37

Set Page Address

Sets the Page Address of display data RAM from the microprocessor into the Page Address register. Any RAM data bit can be accessed when its Page Address and column address are specified. Along with the column address, the Page Address defines the address of the display RAM to write or read display data. Changing the Page Address doesn't effect to the display status.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	1	P3	P2	P1	P0

P3	P2	P1	P0	Page
0	0	0	0	0
0	0	0	1	1
:	:	:	:	:
0	1	1	1	7
1	0	0	0	8

Set Column Address

Sets the Column Address of display RAM from the microprocessor into the Column Address register. Along with the Column Address, the Column Address defines the address of the display RAM to write or read display data. When the microprocessor reads or writes display data to or from display RAM, column addresses are automatically increased.

Set Column Address MSB

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	Y7	Y6	Y5	Y4

Set Column Address LSB

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	Y3	Y2	Y1	Y0

Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	Column address
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
:	:	:	•••	:	:	:	•••	÷
1	0	0	0	0	0	1	0	130
1	0	0	0	0	0	1	1	131



ADC Select

Changes the relationship between RAM column address and segment driver. The direction of segment driver output pins can be reversed by software. This makes IC layout flexible in LCD module assembly.

	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Ī	0	0	1	0	1	0	0	0	0	ADC

ADC = 0: normal direction (SEG1 \rightarrow SEG132)

ADC = 1: reverse direction (SEG132 → SEG1)

Reverse Display ON / OFF

Reverses the display status on LCD panel without rewriting the contents of the display data RAM.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	1	1	REV

REV	RAM bit data = "1"	RAM bit data = "0"
0 (normal)	LCD pixel is illuminated	LCD pixel is not illuminated
1 (reverse)	LCD pixel is not illuminated	LCD pixel is illuminated

Entire Display ON / OFF

Forces the whole LCD points to be turned on regardless of the contents of the display data RAM. At this time, the contents of the display data RAM are held. This instruction has priority over the reverse display ON / OFF instruction.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	1	0	EON

EON = 0: normal display

EON = 1: entire display ON

Select LCD Bias

Selects LCD bias ratio of the voltage required for driving the LCD.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	0	0	1	Bias

Duty	DUTV4	DUTYO	LCD	bias
Duty ratio	DUTY1	DUTY0	Bias = 0	Bias = 1
1/33	0	0	1/5	1/6
1/49	0	1	1/6 1/8	
1/65	1	0/1	1/7 1/9	



Set Modify-Read

This instruction stops the automatic increment of the column address by the read display data instruction, but the column address is still increased by the write display data instruction. And it reduces the load of microprocessor when the data of a specific area is repeatedly changed during cursor blinking or others. This mode is canceled by the reset Modify-read instruction.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	0	0

Reset Modify-Read

This instruction cancels the Modify-read mode, and makes the column address return to its initial value just before the set Modify-read instruction is started.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	1	1	1	0




Figure 25. Sequence for Cursor Display



Reset

This instruction resets initial display line, column address, page address, and common output status select to their initial status, but dose not affect the contents of display data RAM. This instruction cannot initialize the LCD power supply which is initialized by the RESETB pin.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	1	0	0	0	1	0

SHL Select

COM output scanning direction is selected by this instruction which determines the LCD driver output status.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	0	0	SHL	×	×	×

x: Don't care

SHL = 0: normal direction (COM1 \rightarrow COM64) SHL = 1: reverse direction (COM64 \rightarrow COM1)

Power control

Selects one of eight power circuit functions by using 3-bit register. An external power supply and part of internal power supply functions can be used simultaneously.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	0	1	VC	VR	VF

VC	VR	VF	Status of internal power supply circuits
0 1			Internal voltage converter circuit is OFF Internal voltage converter circuit is ON
	0 1		Internal voltage regulator circuit is OFF Internal voltage regulator circuit is ON
		0 1	Internal voltage follower circuit is OFF Internal voltage follower circuit is ON

41

Regulator Resistor Select

Selects resistance ratio of the internal resistor used in the internal voltage regulator. See voltage regulator section in power supply circuit. Refer to the table 15.

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	0	0	R2	R1	R0

R2	R1	R0	1 + (Rb / Ra)
0	0	0	1.90
0	0	1	2.19
0	1	0	2.55
0	1	1	3.02
1	0	0	3.61
1	0	1	4.35
1	1	0	5.29
1	1	1	6.48

Set Static Indicator State

Consists of two bytes instruction. The first byte instruction (set Static Indicator mode) enables the second byte instruction (set Static Indicator register) to be valid. The first byte sets the static indicator ON / OFF. When it is on, the second byte updates the contents of static indicator register without issuing any other instruction and this static indicator state is released after setting the data of indicator register.

The 1st Instruction: Set Static Indicator Mode (ON / OFF)

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	0	1	1	0	SM

SM = 0: static indicator OFF SM = 1: static indicator ON

The 2nd Instruction: Set Static Indicator Register

RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	×	×	×	×	×	×	S1	S0

S1	S0	Status of static indicator output
0	0	OFF
0	1	ON (about 1 second blinking)
1	0	ON (about 0.5 second blinking)
1	1	ON (always ON)



Power Save (Compound Instruction)

If the entire display ON / OFF instruction is issued during the display OFF state, KS0713 enters the Power Save status to reduce the power consumption to the static power consumption value. According to the status of static indicator mode, power save is entered to one of two modes (sleep and standby mode). When static indicator mode is ON, standby mode is issued, when OFF, sleep mode is issued. Power Save mode is released by the display ON and entire display OFF instruction.




Figure 26. Power Save Routine

Referential Instruction Setup Flow (1)




Figure 27. Initializing with the Built-in Power Supply Circuits



Referential Instruction Setup Flow (2)




Figure 28. Initializing without the Built-in Power Supply Circuits



Referential Instruction Setup Flow (3)




Figure 29. Data Displaying

Referential Instruction Setup Flow (4)




Figure 30. Power OFF

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Table 19. Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage range	VDD	-0.3 to +7.0	V
Supply voltage range	VLCD	-0.3 to +17.0	V
Input voltage range	Vin	-0.3 to VDD +0.3	V
Operating temperature range	Topr	-40 to +85	°C
Storage temperature range	Tstr	-55 to +125	°C

NOTES:

- 1. VDD and VLCD are based on VSS = 0V.
- 2. Voltages $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ must always be satisfied. (VLCD = V0 VSS)
- 3. If supply voltage exceeds its absolute maximum range, this LSI may be damaged permanently. It is desirable to use this LSI under electrical characteristic conditions during general operation. Otherwise, this LSI may malfunction or reduced LSI reliability may result.



DC CHARACTERISTICS

Table 20. DC Characteristics

Item		Symbol	Cond	dition	Min.	Тур.	Max	Unit	Pin used
Operating volt	tage (1)	VDD			2.4	-	3.6	V	VDD *1
Operating volt	tage (2)	V0			4.0	-	15.0	V	V0 *2
land to talk and	High	VIH			0.8Vpp	-	VDD		*0
Input voltage	Low	VIL			Vss	-	0.2Vdd	V	*3
Output	High	Voн	Iон = -0.5r	nA	0.8VDD	-	VDD		* 4
voltage	Low	Vol	IOL = 0.5m	A	Vss	-	0.2VDD	V	*4
Input leakage	current	lı∟	VIN = VDD	or Vss	- 1.0	-	+ 1.0	μΑ	*5
Output leakage	e current	loz	VIN = VDD	or Vss	- 3.0	-	+ 3.0	μΑ	*6
LCD driver		Ron	Ta = 25°C	Ta = 25°C, V0 = 8V		2.0	3.0	kΩ	SEGn COMn *7
Oscillator	Internal	fosc	Ta = 25°C		17	22	27	kHz	CL *0
frequency (1)	External	fcL	Duty ratio :	= 1/65	4.25	5.50	6.75		CL *8
Oscillator	Internal	fosc	Ta = 25°C		20	25	30	kHz	CL *8
frequency (2)	External	fcL	Duty ratio :	= 1/49	3.33	4.17	5.00	NI IZ	
			×	2	2.4	-	3.6		
Voltage con	verter	\/>-	×	3	2.4	-	3.6	.,,	\/n=
input volta		VDD	×	4	2.4	-	3.6	V	Vdd
			×	5	2.4	-	3.0		
Voltage con output volt		VOUT	voltage c	/ ×4 / ×5 onversion oad)	95	99	-	%	VOUT
Voltage regulator voltage VO		VOUT			4.0	-	15.0	V	VOUT
Voltage foll operating vo		V0			4.0	-	15.0	V	V0 *9
Peference	oltage	VREF0	Ta = 25°C	-0.05%/°C	1.94	2.00	2.06	V	*10
Reference voltage		VREF1	1a = 25 C	-0.2%/°C	1.94	2.00	2.06	V	*10



Dynamic Current Consumption (1) when the Built-in Power Circuit is OFF (At Operate Mode)

(Ta = 25 °C)

							(.u =u u)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Pin used
Dynamic current consumption (1)	IDD1	VDD = 3.0V V0 - Vss = 11.0V 1/65 duty ratio Display pattern OFF	-	-	20	μА	*11

Dynamic Current Consumption (2) when the built-in power circuit is ON (At operate mode)

 $(Ta = 25 \, ^{\circ}C)$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Pin used
Dynamic current	200	VDD = 3.0V, quad boosting, V0 – Vss = 11.0V, 1/65 duty ratio, Display pattern OFF, Normal power mode	-	70	100	μΑ	*12
consumption (2) IDD2	וטט2	VDD = 3.0V, quad boosting, V0 - Vss = 11.0V, 1/65 duty ratio, Display pattern checker, Normal power mode	-	95	160	μΑ	*12

Current Consumption During Power Save Mode

(Ta = 25 °C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Pin used
Sleep mode current	IDDS1	During sleep	-	-	2.0	μΑ	
Standby mode current	IDDS2	During standby	-	-	10.0	μА	



Table 21. The Relationship between Oscillation Frequency and Frame Frequency

Duty Ratio	Item	fcL	fM
	On-chip oscillator circuit is used	fosc	fosc
1/65	on one occurate or our re-	4	8 × 65
1/65	On this applicator sirewit is not used	Futomod input (for)	fosc
	On-chip oscillator circuit is not used	External input (fcL)	2 × 65
		fosc	fosc
4/40	On-chip oscillator circuit is used	6	12 × 49
1/49		Future alien at (for)	fosc
	On-chip oscillator circuit is not used	External input (fcL)	2 × 49
	O a chia a calllatan aisaa itti aa aa d	fosc	fosc
4 /0.0	On-chip oscillator circuit is used	8	16 × 33
1/33	On this position singuities at the state of	Future alien at (for)	fosc
	On-chip oscillator circuit is not used	External input (fcL)	2 × 33

(fosc: oscillation frequency, fcl: display clock frequency, fm: LCD AC signal frequency)

[* Remark Solves]

- *1. Though the wide range of operating voltages is guaranteed, a spike voltage change may affect the voltage assurance during access from the MPU.
- *2. In case of external power supply is applied.
- *3. CS1B, CS2, RS, DB0 to DB7, E_RD, RW_WR, RESETB, MS, MI, PS, INTRS, HPM, TEMPS, BSTS, DCDC5B, CLS, CL, M, DISP pins.
- *4. DB0 to DB7, M, FRS, DISP, CL pins.
- *5. CS1B, CS2, RS, DB [7:0], E_RD, RW_WR, RESETB, MS, MI, PS, INTRS, HPM, TEMPS, BSTS, DCDC5B, CLS, CL, M, DISP pins.
- *6. Applies when the DB [7:0], M, DISP, and CL pins are in high impedance.
- *7. Resistance value when \pm 0.1[mA] is applied during the ON status of the output pin SEGn or COMn. RON= ΔV / 0.1 [k Ω] (ΔV : voltage change when \pm 0.1[mA] is applied in the ON status.)
- *8. See table 21 for the relationship between oscillation frequency and frame frequency.
- *9. The voltage regulator circuit adjusts V0 within the voltage follower operating voltage range
- *10. On-chip reference voltage source of the voltage regulator circuit to adjust V0.
- *11,12. Applies to the case where the on-chip oscillation circuit is used and no access is made from the MPU.

The current consumption, when the built-in power supply circuit is ON or OFF.

The current flowing through voltage regulation resistors (Ra and Rb) is not included.

It does not include the current of the LCD panel capacity, wiring capacity, etc.



REFERENCE DATA

IDD1 vs. VDD

* Test Condition: Temperature: 25°C & 85°C, V0 = 11V (External), TEMPS = 'L', 1/65 duty, Normal Power Mode




Figure 31. Display Pattern is OFF



IDD2 vs. VDD

* Test Condition: Temperature: 25°C & 85°C, 1/65 duty, Quad Boosting, RR = 6, EV = 32




Figure 32. Display Pattern is OFF




Figure 33. Display Pattern is Checker



53

AC CHARACTERISTICS

Read / Write Characteristics (8080-series MPU)




Figure 34. Read / Write Characteristics (8080-series MPU)

				,	(,	
Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Address setup time Address hold time	RS	tAS80 tAH80	13 17	-	-	ns	
System cycle time	RS	tCY80	400	-	-	ns	
Pulse width (WR)	RW_WR	tPW80 (W)	55	-	-	ns	
Pulse width (RD)	E_RD	tPW80 (R)	125	-	-	ns	
Data setup time	DB7	tDS80	35			nc	
Data hold time		tDH80	13	_	-	ns	
Read access time	to DB0	tACC80	-	_	125	ns	CL = 100 pF
Output disable time	000	tOD80	10	_	90	113	CL = 100 pi



Read / Write Characteristics (6800-series Microprocessor)




Figure 35. Read/Write Characteristics (6800-series Microprocessor)

Item		Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Address setup Address hold		RS	TAS68 TAH68	13 17	-	-	ns	
System cycle	time	RS	TCY68	400	-	-	ns	
Data setup ti Data hold tir		DB7	TDS68 TDH68	35 13	-	-	ns	
Access tim Output disable		to DB0	TACC68 TOD68	- 10	-	125 90	ns	CL = 100 pF
Enable pulse width	Read write	E_RD	TPW68 (R) TPW68 (W)	125 55	-	-	-	




Figure 36. Serial Interface Characteristics

					, , , , , , , , , , , , , , , , , , , ,				
Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark		
Serial clock cycle SCLK high pulse width SCLK low pulse width	DB6 (SCLK)	tCYS tWHS tWLS	450 180 135			ns			
Address setup time Address hold time	RS	tass tahs	90 360		-	ns			
Data setup time Data hold time	DB7 (SID)	tdss tdhs	90 90	- -	- -	ns			
CS1B setup time CS1B hold time	CS1B	tcss tchs	55 180			ns			

Reset Input Timing			

Figure 37. Reset Input Timing

 $(VDD = 2.4 \text{ to } 3.6 \text{V}. \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

					700 = 2. 7 to	5.0 V, Ta -	<u> </u>
Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
Reset low pulse width	RESETB	trw	900	-	-	ns	

Display Control Output Timing

Figure 38. Display Control Output Timing

Item	Signal	Symbol	Min.	Тур.	Max.	Unit	Remark
M delay time	М	tDM	-	13	70	ns	

REFERENCE APPLICATIONS

REFERENCE AFFEIGATIONS
MICROPROCESSOR INTERFACE
In Case of Interfacing with 6800-series (PS = "H", MI = "H")
Figure 39. Interfacing with 6800-series (PS = "H", MI = "H")
In Case of Interfacing with 8080-series (PS = "H", MI = "L")
Figure 40. Interfacing with 8080-series (PS = "H", MI = "L")
In Case of Serial Interface (PS = "L", MI = "H/L")

Figure 41. Serial Interface (PS = "L", MI = "H/L")

CONNECTIONS	RETWEEN	KS0713		CD PANEL
COMMECTIONS		N30/ 13	AND L	CD FANEL


Single Chip Configuration (1/65 Duty Configurations)

Figure 42. SHL = 0, ADC = 0

Figure 43. SHL = 0, ADC = 1



Figure 45. SHL = 1, ADC = 1



Single Chip Configuration (1/33 Duty Configurations)					
	Figure 50. SHL = 0, ADC = 0	Figure 51. SHL = 0, ADC = 1			
F	Figure 52. SHL = 1, ADC = 0	Figure 53. SHL = 1, ADC = 1			

Μı	ultiple Chip Configuration
-	65COM (64COM + 1COMS) \times 264SEG (132SEG \times 2)
]	
	Figure 54. SHL = 0, ADC = 0
	 Connect the following pins of two chips each other Display clock pins: CL, M
	Display control pin: DISPLCD power pins: V0, V1, V2, V3, V4

Figure 55. SHL = 1, ADC = 1

- ◆ Connect the following pins of two chips each other
 Display clock pins: CL, M
 Display control pin: DISP

 - LCD power pins: V0, V1, V2, V3, V4

- 130COM (128COM + 2COMS) ×	132SEG	

Figure 56. 130COM (128COM + 2COMS) × 132SEG

- ♦ Connect the following pins of two chips each other
 - Display clock pins: CL, M

 - Display control pin: DISPLCD power pins: V0, V1, V2, V3, V4
- ♦ Common / Segment output direction select
 - Master chip: SHL = 1, ADC = 1
 - Slave chip: SHL = 0, ADC = 0

TCP PIN LAYOUT (SAMPLE)						

Figure 57. TCP Pin Layout