Computer Organization Lab 5

0616014 楊政道 0616225 張承遠

1. Memory Stall Cycles

Operation	abbreviation	Delay(cycle)
Send the address	t_{sa}	1
Access single cache content	t_{asc}	2
Access L1 cache content	t_{a1c}	1
Access L2 cache content	t _{a2c}	10
Access memory content	t _{am}	100
Send a word of data	$t_{\rm sw}$	1

1.1 One-word-wide memory organization

$$\begin{array}{ll} t_{\text{hit penalty}} &= t_{\text{sa}} + t_{\text{asc}} + t_{\text{sw}} = 4_{\text{cycles}} \\ t_{\text{miss penalty}} &= t_{\text{sa}} + 8 * (t_{\text{sa}} + t_{\text{am}} + t_{\text{sw}} + t_{\text{asc}}) + t_{\text{asc}} + t_{\text{sw}} = 836_{\text{cycles}} \end{array}$$

1.2 Wider memory organization

$$\begin{split} t_{\text{hit penalty}} &= t_{\text{sa}} + t_{\text{asc}} + t_{\text{sw}} = 4_{\text{cycles}} \\ t_{\text{miss penalty}} &= t_{\text{sa}} + 8 * (t_{\text{sa}} + t_{\text{am}} + t_{\text{sw}} + t_{\text{asc}}) / 8 + t_{\text{asc}} + t_{\text{sw}} = 108_{\text{cycles}} \end{split}$$

bandwidth = 8表示一次可以搬移8 words, 多一個 / 8。

1.3 Two-level memory organization

$$\begin{split} t_{\text{hit penalty}} &= t_{\text{sa}} + t_{\text{a1c}} + t_{\text{sw}} = 3_{\text{cycles}} \\ t_{\text{L1 cache miss penalty}} &= t_{\text{sa}} + 4 * (t_{\text{sa}} + t_{\text{a2c}} + t_{\text{sw}} + t_{\text{a1c}}) + t_{\text{asc}} + t_{\text{sw}} = 55_{\text{cycles}} \\ t_{\text{L2 cache miss penalty}} &= t_{\text{sa}} + 4 * (t_{\text{sa}} + t_{\text{a2c}} + t_{\text{sw}} + t_{\text{a1c}}) + 32 * (t_{\text{sa}} + t_{\text{am}} + t_{\text{sw}} + t_{\text{a2c}}) + t_{\text{asc}} + t_{\text{sw}} = 3639_{\text{cycles}} \end{split}$$