Introduction to Verilog

Introduction to Verilog

- Overview
- Hierarchy module
- Combinational circuits
 - Concurrent description (assign)
 - Built-in gates
 - Sequential description (always)
 - Signals, variables, wires, vectors
 - User defined primitives
- Sequential circuits: DFFs, latches, state machines
- Testbenches

The history of Verilog

- Verilog = Verifying Logic
- Developed by Gateway Design Automation in 1985 by Phil Moorby
 - Verilog was invented as simulation language
 - Use of Verilog for synthesis was a complete afterthought
 - bought by Cadence Design Systems in 1989
- Verilog opened to public in 1990
 - until that time, Verilog HDL was a proprietary language, being the property of Cadence Design Systems
 - In the late 1980's it seemed evident that designers were going to be moving away from proprietary languages like n dot, HiLo and Verilog towards the US Department of Defense standard VHDL
- Now an IEEE standard: IEEE-1364 in 1995 (revised in 2000)

A short introduction in Verilog

- We assume you are already familiar with digital electronics and to some extent with VHDL
- The slides concentrate on the Verilog constructs, and are not intended to explain the various basic digital circuits

Structure of a module in Verilog

module
input
output
wire
assign

```
module demo(A, B, C, Y);

input A;

input B; the type of

input C; the ports

output Y;

internal

wire a_or_b; signals


assign a_or_b = A | B;

assign Y = a_or_b & (~C);

endmodule
```

Verilog is case-sensitive!
All keywords are in lower case!
sig, SIG, Sig, sIg,
sIG, SiG are all different names!

Recommendation: 1 file – 1 module filename = name of the module



Instantiation of sub-blocks


```
u1
    module parity3(A, B, C, P);
      input
               A;
      input
               B;
                                                       demo
      input
               C;
                                                                       u2
      output
      assign P = A ^ B ^ C;
    endmodule
                                                                      parity3
                                                          Synthesis
                                                  Library of components for ASIC
    module top(A, B, C, P, Q);
      input
               A;
      input
               B;
                                          A1
      input
                                                         Α1
                                           A2
                                                                               > Q
nodule name
      output
                                           NR2R0
                                                         Α2
      output
                                                          NR2R0
                                                                     A1
    // instantiation of demo.v
                                                                     A2
    demo u1 (.A(A), .B(B), .C(C), .Y(Q));
                                                                      XR3T0
    // instantiation of parity3.v
    parity3 u2 (.A(B), .B(C), .C(Q), .P(P) );
    endmodule
                         .portname(signalname)
                label
```

Instantiation - mapping


```
demo u1 (.A(A),
                                                          demo u1(A, B, C, Q);
                    There is a shorter way to
          .B(B),
                    connect the ports of the
                                                             a wrong order of the
          .C(C),
                                                             signals here will
                    component to the signals,
         .Y(Q));
                                                             change the circuit!!!
                    shown to the right. Not
                    recommended, as in this
demo u1 (.C(C), \leftarrow
          .B(B),
                                                          demo u1(C, B, A, Q);
                    case the mapping depends
          .A(A),
                    on the correct order!
          .Y(Q));
                                                                A and C are
swapping of the
                                                                swapped
pairs doesn't
matter
          В
                                                                             > Q
            demo
                       parity3
                                                                    parity3
```

Combinational circuits – assign

Using concurrent assignments and simple bitwise operations: ~ not, & and, ^ xor, ~^ xnor , | or




Conditional assign - see later



Combinational circuits – reduction

Using concurrent assignments and simple reduction operations:

& and, ~& nand, | or, ~| nor, ^ xor, ~^ xnor



Combinational circuits - gates

nand
or
nor
xor
xnor
not
buf

and

```
module gates (A, B, C, D, Yor, Ynor, Yxor, Yxnor, Yand, Ynand,
       Ynot1, Ynot2, Yor4, Ybuf);
                                                                           Yxnor
// port types
   input A, B, C, D;
   output Yor, Yor4, Ynor;
                                                                           Yor4
   output Yxor, Yxnor;
                                                                          > Yor
   output Yand, Ynand;
   output Ynot1, Ynot2;
   output Ybuf;
// simple gates
   or (Yor, A, B);
                                                                           Yxor
   or (Yor4, A, B, C, D);
   and (Yand, A, B);
   nand (Ynand, C, D);
                                                                           Yand
   nor (Ynor, D, C);
                                                                           Ybuf
   xor (Yxor, A, B);
   not (Ynot1, Ynot2, C);
                                                                           Ynand
   xnor (Yxnor, D, C);
   buf (Ybuf, B);
       Built-in gates (primitives)
                                                                           Ynor
- the output is always the left-most
                                                                           Ynot2
- buf and not can have several outputs
```

© V. Angelov VHDL Vorlesung SS2009 10


Combinational circuits always

input output always reg if else

```
module comb_always(a, b, c, y);
  input
         a, b, c;
  output y;
  reg y;
 (always @(a or b or c)
  begin
      if (c == 1) y <= 0;
      else y \ll 0;
  end
endmodule
```

Note that the assignments to y use <= instead of just =. In this particular case we could use =, but mixing both types for the same signal is not allowed!

Note that **reg** is different from wire! The signals of type reg hold their values between the simulation deltas. This is necessary, as the always construct is executed only after an event on any of the signals else if (a==1 || b==1) y <= 1; in its sensitivity list Verilog was developed for simulation and as interpreter language.



Don't confuse **reg** with register!

procedure

always

as

also known

Tri-state and bidirectional ports

```
module tristate(OUTP, DOUT, OE);
     output OUTP;
     input
             DOUT;
     input
             OE ;
     assign OUTP = (OE==1) ? DOUT
                             ? 1'bz : 1'bx;
   endmodule
    module bidir(IOPIN, DIN, DOUT, OE);
compare
      inout IOPIN;
      output DIN ;
      input
             DOUT;
                                         TOPTN
                           DOUT
      input
              OE
                           OE
     assign DIN = IOPIN;
      assign IOPIN = OE ? DOUT
    endmodule
```

```
DOUT OUTP = DOUT S1 OUTP

OE OE 1 close
0 open
```

When using tri-stated buses driven by multiple driver:

- Be sure that only one driver is active at the same time
- Insert turn-around cycles when changing the driver of the line with all drivers turned off
 - Internal tri-state lines are typically not supported for FPGAs, some tools convert them to multiplexers.

This is more compact, but too optimistic for simulation, if **OE** is unknown, the result will be **z** and a potential conflict on the bus will remain undiscovered.

© V. Angelov VHDL Vorlesung SS2009 12

and not wire module input output

The wire in Verilog

```
module demo(A, B, C, Y1, Y2);
input A, B, C;
output Y1, Y2;


wire a_or_b; ← nC is missing!

or myor2(a_or_b, A, B);
not (nC, C);
and (Y1, a_or_b, nC);
and (Y2, C, a_or_b);
endmodule
```

Unfortunately the wire declaration is optional, as can be seen (nc is missing). If by error the last line with and uses the undeclared wire

a_or_d instead of a_or_b,

the result is undriven **Y2** and some warning.



Working with vectors

```
module mux21_nbit(I0, I1, SEL, Y);
                                    use parameter to set the size
 parameter N = 8; —
                                     of the bit vectors
  input [N-1:0] I0, I1;
  input SEL;
                                     declare the input & output bus
  output [N-1:0] Y;
                                     signals as vectors
  assign Y = (SEL==1) ? I1 : I0;
                                       Hierarchical 4:1 mux built with
endmodule
                                       3x mux21_nbit moduleS
module top mux(I0, I1, I2, I3, SEL, Y);
 parameter Width = 2;
  input [Width-1:0] I0, I1, I2, I3;
                                       The default value of the
  input [1:0] SEL;
                                       parameter N Of mux21_nbit
  output [Width-1:0] Y;
                                       can be overwritten when
 wire [Width-1:0] Y01, Y23;
                                       instantiating
mux21_nbit #(Width) u1 (.IO(IO), .I1(I1), .SEL(SEL[0]), .Y(YO1));
mux21_nbit #(Width) u2 (.IO(I2), .I1(I3), .SEL(SEL[0]), .Y(Y23));
mux21 nbit u3 (.IO(Y01), .I1(Y23), .SEL(SEL[1]), .Y(Y));
defparam u3.N = Width;
                                    better when many parameters
endmodule
```

15

Working with vectors and wires

```
module top_mux(I0, I1, I2, I3, SEL, Y);
  parameter Width = 2;
                                                   What will happen if the internal
   input [Width-1:0] I0, I1, I2, I3;
                                                   signals Y01 and Y23 are not
   input [1:0] SEL;
  output [Width-1:0] Y;
                                                   declared?
  wire [Width-1:0] Y01, Y23;
mux21_nbit #(Width) u1 (.IO(IO), .I1(I1), .SEL(SEL[0]), .Y(Y01));
mux21_nbit #(Width) u2 (.IO(I2), .I1(I3), .SEL(SEL[0]), .Y(Y23));
mux21 nbit #(Width) u3 (.IO(Y01), .I1(Y23), .SEL(SEL[1]), .Y(Y));
endmodule
                         They are
                                                          with proper wire declaration
 10(0)
 I0(1)
            I0(1) Y(0)
                         automatically
 I1(0)
            I1(0) Y(1)
                                                                                Y23
                                                                   10(0)
                                                         12(0)
 I1(1)
            11(1)
                         declared as scalar
                                                          I2(1)
                                                                   I0(1) Y(0)
SEL(0)
                                                         I3(0)
                                                                   I1(0) Y(1)
                                                                                    10(0)
           mux21_nbit_2
 I2(1)
                         signals, the result is
                                                         I3(1)
                                                                                             \rightarrow Y(0)
                                                                   11(1)
                                                                                    IO(1) Y(0)
 I3(1)
                                                        SEL(0)
                                                                                             \rightarrow Y(1)
                                                                                    I1(0)
                                                                  mux21 nbit 2
                         catastrophic!
                                                                                    I1(1)
 I2(0)
            10(0)
                                                        SEL(1)
                                                                                    SEL
            I0(1) Y(0)
                                                                                   mux21_nbit_2
 I3(0)
            I1(0) Y(1)
                                                         10(0)
                                                                   10(0)
                         10(0)
            I1(1)
                                                         I0(1)
                                                                   I0(1) Y(0)
                         I0(1) Y(0)
            SEL
                                                                   I1(0) Y(1)
           mux21 nbit 2
                                     > Y(1)
                         I1(0) Y(1)
                                                                   11(1)
                         11(1)
SEL(1)
                         SEL
                                                                  mux21 nbit 2
                        mux21 nbit 2
                                   Always declare your internal wires!!!
```

16

Working with vectors - aggregates

```
assign c = \{a, b\};
                                                                       a(2)
                                                                                           c(5)
        input
                [2:0] a, b;
                                                                                           c(4)
                                                                       a(1)
        output [5:0] c, d, e;
                                                                       a(0)
                                                                                           c(3)
                                                                       b(2)
                                                                                           c(2)
                                                                                           c(1)
                                                                       b(1)
                                                                       b(0)
                                                                                           c(0)
                                 2 bit decimal
                  leftmost in e
                                                 2 bit binary
                                                                   assign d = {a[2], b[2], 4'hC};
       assign e = \{a[0], b[1], 2'd0, 2'b01\};
                                                                                           d(0)
                                                                     leftmost in d
                             assign {f[0],f[2],f[1]} = a;
                   e(0)
                   e(1)
                                   a(0)
                                                         > f(1)
                  > e(2)
                                                                                           d(2)
                                   a(1)
                                                          > f(0)
                  > e(3)
                                                                                           d(3)
                                   a(2)
                                                         > f(2)
b(1)
                   e(4)
                                                                      b(2)
                                                                                            d(4)
                                                                      a(2)
                                                                                           d(5)
a(0)
                   e(5)
```

© V. Angelov VHDL Vorlesung SS2009

Priority encoder

```
module priority(irq, valid, irq no);
 input [3:0] irq;
                            IRQ(0)
 output valid;
 output [1:0] irq no;
 reg [1:0] irq_no;
                                                                          IRQ_no(0)
                            IRQ(1)
 reg valid;
                                                                         >IRQ no(1)
 always @(irq)
 begin
                            IRQ(3)
  irq no <= 2'bxx;</pre>
                            IRQ(2)
                                                                    The reg
  valid <= 1'b0;</pre>
  if
          (irg[3]==1) begin irg no <= 2'd3; valid <= 1'b1; end
                                                                    signals in the
  else if (irq[2]==1) begin irq_no <= 2'd2; valid <= 1'b1; end</pre>
                                                                    always block
  else if (irq[1]==1) begin irq no <= 2'd1; valid <= 1'b1; end
                                                                    should get
  else if (irq[0]==1) begin irq_no <= 2'd0; valid <= 1'b1; end</pre>
 end
                                                                    value in all
                                   wire [1:0] irq_no;
endmodule
                                                                    cases!
                                   wire valid;
Or using only concurrent _
                                → assign valid = | irq;
(continuous) assignments
                                   assign irq no = (irq[3]==1) ? 2'd3 :
                                                     (irq[2]==1) ? 2'd2 :
Note that valid and irq_no
                                                     (irq[1]==1) ? 2'd1 :
are reg in the always case
                                                     (irq[0]==1) ? 2'd0 : 2'bxx;
and wire in the assign case!
```

Priority encoder - casex, casez

```
module priority(irq, valid, irq no);
  input [3:0] irq;
  output valid;
                                The reg signals in the always block
  output [1:0] irq no;
                                should get value in all cases, otherwise
  reg [1:0] irq_no;
  reg valid;
                                latches will be inferred (see later)
always @(irq)
begin
    irg_no <= 2'bxx; 		 this value (don't care) remains if none of the inputs is active,
    valid <= 1'b1;</pre>
                         the compiler is free to minimize the logic resources
    casex (irq)
    4'b1xxx : irq no <= 2'd3;
                                casex interprets x and z as don't care,
    4'b01xx : irq no <= 2'd2;
    4'b001x : irq_no <= 2'd1;
                                any possible value
    4'b0001 : irq_no <= 2'd0;
                                casez interprets only z as don't care
    4'b0000 : valid <= 1'b0;
    default : valid <= 1'bx;</pre>
    endcase
end
```

The values assigned to the reg signals inside the always are postponed until the end of the block. Only the last assigned value remains.

Gating of a vector

```
module gate_array(a, g, y);
                                              a(0)
parameter N = 4;
                                                                        c(0)
input q;
input [N-1:0] a;
                                              a(1)
output [N-1:0] y;
                                                                        c(1)
reg [N-1:0] tmp, y;
                                              a(2)
integer i; -
                <u>integer</u> is used as index
                                                                        c(2)
                   in the loop, not as a signal!
always @(a or g)
begin
                                              a(3)
                                                                        c(3)
    for (i = 0; i < N; i = i + 1)
      begin
           tmp[i] = a[i] & q;
                                         for loop, with fixed boundaries,
      end
    y \le tmp;
                                         otherwise not synthesizable
end
endmodule
                                         A much simpler solution
assign y = (g == 1'b1) ? a : 0;
```

Wire of type tri

```
module tri_top(OUTP, D0, D1, OE0, OE1);
output OUTP;
input D0, D1, OE0, OE1;
    OUTP;
tristate u1(OUTP, D0, OE0);
tristate u2(OUTP, D1, OE1);
endmodule
                        u1
                     DOUT OUTP
            D0
                                      OUTP
           OE0
                     OE
                       tristate
                        u2
                     DOUT OUTP
           OE1
                     OE
                       tristate
module tristate(OUTP, DOUT, OE);
   output OUTP;
                 DOUT
          DOUT:
   input
   input
          OE
                    OE
   assign OUTP = (OE==1)
                                      (OE==0)
                           ? 1'bz : 1'bx;
endmodule
```

Multiple assignments short the wire together. The synthesis tools recognise the conflict and assert an error message. There are exceptions from this rule. We can connect tri-state drivers together by using the type tri. Most of the tools accept a normal wire here.

Note that the absence of warning or error in the synthesis doesn't guarantee that the logic controlling the output enable signals is correct! This is a responsibility of the designer!

Wired OR, AND using wor, wand

```
module mux21 nbit(I0, I1, SEL, Y);
  parameter N = 2;
  input [N-1:0] I0, I1;
  input SEL;
  output [N-1:0] Y;
  wor | [N-1:0] Y;
  wire [N-1:0] I0g, I1g;
  assign IOg = (SEL==0) ? IO : 0;
  assign I1g = (SEL==1) ? I1 : 0;
  assign Y = I0g;
                       Very useful to
  assign Y = I1q;
                       implement muxes
endmodule
10(0)
I1(0)
I0(1)
SEL
I1(1)
```

Another exception from this rule is for the two types of wire:


```
wor/wand.
```

In this case multiple assignments create OR / AND gates.

X

Example for don't care with a multiplexer 3:1

SEL(1)



input **SEL** is unexpected in

the functional simulation

MX2T0

Demultiplexer (decoder)

```
module demux2to4(I, SEL, Y);
                                                  module demux(I, SEL, Y);
  input [1:0] SEL;
  input I;
                                                     parameter Nbit = 2;
                               Fully scalable
  output [3:0] Y;
                                                     parameter Nout = 1 << Nbit;</pre>
  reg [3:0] Y;
always @(I or SEL)
                                                     input
                                                             [Nbit-1 : 0] SEL;
begin
                                                     input
                                                             I;
  Y = 4'd0;
                                                     output [Nout-1 : 0] Y;
  case (SEL)
  2'b00 : Y[0] = I;
                                                     reg [Nout-1 : 0] Y;
  2'b01 : Y[1] = I;
  2'b10 : Y[2] = I;
                                                  always @(I or SEL)
  2'b11 : Y[3] = I;
                                                  begin
  default : Y = 4'hx;
                                                     Y \ll 0;
                                           \mathbf{Y}_{\mathsf{O}}
  endcase
                                                     Y[SEL] <= I;
end
                                          Y<sub>1</sub>
                                                   end
                   I
endmodule
                                                   endmodule
                                          → Y<sub>2</sub>
                 \mathtt{SEL}_{1 \, . \, \underline{.} \, \underline{0}}
```

Adder

```
module adder(a, b, cin, y, cout);
  parameter N = 8;
  input cin;
  input [N-1:0] a, b;
  output [N-1:0] y;
  output cout;
  wire [N:0] sum;
  assign sum = cin + a + b;
  assign y = sum[N-1:0];
  assign cout = sum[N];
  assign {cout, v} = cin +
endmodule
           cin
  cin
                   cout
                                 cout
         a[7:0]
a[7:0]
                   /d[7:0]
         b[7:0
b[7:0]
```

In Verilog the conversion from bitvectors to integers is done automatically, you can freely use arithmetic expressions. By default the bitvectors represent unsigned integers.

Automatic extension of the smaller vectors to the size of the target by padding 0 or with sign extension if the signals are signed:

```
input signed [N-1:0] a, b;
output signed [N-1:0] y;
```

Barrel shifter right

```
module barrel_v(a, shd, amode, y);
parameter N = 16; — The size of a and y
parameter M = 3; — The size of shd, 2^{M}-1 is the max shift distance
                       In arithmetic mode the MSB remains, otherwise fill with 0
input amode;
                       from the left
input [N-1:0] a;
input [M-1:0] shd;
output [N-1:0] y;
reg [N-1:0] y;
                     amode
wire msb;
                                 MSB
integer i; --- Integer is used as index in the loop, not as a signal!
assign msb = amode & a[N-1];
                                         For synthesis only for loops with
always @(a or shd or msb)
                                         constant boundaries are allowed,
begin
    for (i = 0; i < N; i = i + 1)
                                         for simulation one can use while
      begin
          if (i > (N - 1 - shd)) y[i] = msb;
          else y[i] = a[i + shd];
      end
end
endmodule
```

Sequential circuits – DFF and DFF with enable

```
module dffe(d, clk, ce, qfd, qfde);
                                 the DFF outputs must be of type reg!
      input d, clk, ce;
      output qfd, qfde;
                                detect rising edge of the clock
      reg qfd, qfde;
                                                                       afd
      always @ (posedge clk)
      begin
FD
                                                        FD
        qfd \ll d;
                                    clk
      end
      always @(posedge clk)
      begin
                                                     CE
                                    ce
                                                                       afde
FDE
        if (ce == 1) qfde <= d;</pre>
      end
                                                       FDE
    endmodule
```

The XILINX notations of the DFFs: F for flip-flop, D for D-type, E for enable...

DFFs with reset and enable

```
reg qfdc, qfdr, qfdce, qfdre;
        always @(posedge clk)
        begin
                                              srst
          if (srst == 1) qfdr <= 0;</pre>
                                                                 FDR
FDR
          else
                           qfdr <= d;
                                                                                  sync
        end
                                                                                  reset
        always @(posedge clk)
                                              се
                                                                CE
                                                                             afdre
        begin
                                              clk
          if
               (srst == 1) qfdre <= 0;
FDRE
          else if (ce == 1) qfdre <= d;</pre>
                                                                 FDRE
        end
        always @(posedge clk or posedge aclr)
        begin
                                                                CE
                                                                             afdce
FDC
          if (aclr == 1) qfdc <= 0;</pre>
                                             aclr
                                                                CLR
          else
                           qfdc <= d;
                                                                                  async
        end
                                                                 FDCE
                                                                                  reset
        always @ (posedge clk or posedge aclr)
        begin
                 (aclr == 1) qfdce <= 0;
          if
FDCE
                                                                CLR
          else if (ce == 1) qfdce <= d;</pre>
        end
                                                                 FDC
```

... E for enable, R for synchronous reset, C for asynchronous clear...

© V. Angelov VHDL Vorlesung SS2009

27

DFFs with async. set and reset

```
reg qfdcp, qfdp;
  always @(posedge clk or posedge aset or posedge aclr)
   begin
     if (aclr == 1) qfdcp <= 0; the priority is important, first the clear!
                                                          FDCP
     else if (aset == 1) qfdcp <= 1; aset)</pre>
     else qfdcp <= d;</pre>
                                                            PRE
   end
                                                        D
                                                                              afdcp
   always @(posedge clk or posedge aset)
   begin
                                         clk
     if (aset == 1) qfdp <= 1;</pre>
                                                            CLR
                     qfdp \ll d;
     else
                                         aclr)
   end
It is not recommended to:
                                                           FDP
- use both asynchronous clear and
                                                            PRE
                                                                              qfdp
preset
- mix synchronous and asynchronous
                                                        > C
clear/presets
                                            ... P for asynchronous preset...
Try to use only synchronous
```

clear/presets!

29

User Defined Primitives (UDP) – table combinational logic

```
/*
   Interpretation
                             Explanation
   0, 1, X
                             ? means the variable can be 0, 1 or x
b 0, 1
                             Same as ?, but x is not included
  (10)
                             Falling edge
                             Rising edge
r (01)
  (01), (0x), (x1), (1z), (z1) Rising edge including x and z
   (10), (1x), (x0), (0z), (z0) Falling edge including x and z
   (??)
                             All transitions
   no change
                             No Change
*/
                                   The output is always the first port, the
primitive mux2to1(y, a0, a1, s);
                                   inputs are up to 10.
output y;
                                   All unspecified combinations of inputs
input a0, a1, s;
                                   lead to undefined output (x).
table
// a0, a1, s : y
                                   Usage exactly as the built-in primitives.
        ? 0 : 1;
                                     comb~0
    0 ? 0:0;
      1 1 : 1;
        0 1:0;
                                                 comb~2
endtable
                                     comb~1
endprimitive
```

User Defined Primitives (UDP) - sequential logic

For **sequential logic** the table contains the inputs (up to 9), the present state and the next state. Note that **all valid combinations** of the inputs must be specified! Including the **edges** for non-clock signals (*)!

```
primitive tff_p(q, clk, t, srst_n);
output q;
input clk, t, srst_n;
reg q;
table
// clk, t, srst : q : q+
    r
endtable
endprimitive
                       TFF
                        ENA
                         CLR
```

srst

clk


Latches

```
module latches(d, clk, aclr, qldc, qld);
     input d, clk, aclr;
                                                             G
    output qldc, qld;
                                                               LD
                             no posedge!
    reg qldc, qld;
                                                             CLR
                                             aclr
    always @(clk or d)
                                             clk
                                                                             aldc
    begin
I D
       if (clk == 1) qld <= d;
                                                               LDC
    end
    always @(clk or aclr(or d))
                                            L for Latch, C for asynchronous clear
    begin
              (aclr == 1) qldc <= 0;
                                           d is on the sensitivity list
LDC
       else if (clk == 1) gldc <= d;</pre>
    end
  endmodule
```


It is not recommended to use latches except in the rare cases when you really know what you are doing!

When the synthesis tools find latches, check your code!

Unwanted Latch



If the output is not specified for all possible inputs, Latches are inferred!



A simple counter with synchronous reset & load

```
Time_unit / Time_precision for simulation
`timescale 1 ns / 1 ns <
module counter(clk, cnten, rst n, d,\sload, q, co);
parameter del = 10; ←
                                                        d(7:0)
                                                                       q(7:0)
                               delay in ns (for
parameter N = 4;
input clk, cnten, rst_n, sload; simulation)
input [N-1:0] d;
                                                        clk
output co;
output [N-1:0] q;
                                                        cnten
req [N-1:0] q_i;
                           higher priority for reset
always @(posedge clk)
begin
                                                        rst n
    if (rst_n == 0) q_i <= 0;</pre>
                                                                               carry out
    else if (sload == 1) q i <= d;</pre>
                                                        sload
    else if (cnten == 1) q i <= q i + 1;
                                                                           CO
end
            assign with delay
assign/# del\( co = (& q_i) & (~sload) & cnten;
assign # del/ q = q_i;
 rst n
 sload ı
   d XX
                                  ΧFE
                                        XX
 cnten ı
```

Shift register with parallel load

```
parameter N = 10;
                                                                      dout(9:0)
                                                            din(9:0)
reg [N-1:0] dout;
                                                            clk
always @(posedge clk or negedge rst n)
begin
                                                            load
  if (rst n == 0) dout <= 0;</pre>
  else
                                                            rst n
  if (load == 1) dout <= din;</pre>
  else
                                                            serin
  if (shift == 1) dout <= {dout[N-2:0], serin};</pre>
end
                                                            shift
                                                                        serout
assign serout = dout[N-1];
endmodule
             two modules, one sends serially (serout) to the other
  rst n
  serin ·
   din (11110101
  shift -----
  dout
                  11110101
        00000000
                                           10101XXX
                                                  0101XXXX
                                                               01XXXXXX
                                                                            01011010
```

© V. Angelov VHDL Vorlesung SS2009 34

00000111

00001111

00011110

00111101

01111010


00000011

00000001

serout

dout rec \(\frac{100000000}{100000000} \)

Shift register with blocking assignments



If using non-blocking assignments (<=) instead of blocking assignments (=) in the always, the order of the three lines is **not** important! **Avoid** using blocking assignments for real signals!

the simulator! always @(posedge clk) a = d; always @(posedge clk) b = a;

be executed in a wrong order by

```
always @(posedge clk) c = b;
```

Simple simulation testbench

... of the two variants of the shift register with blocking assignments

```
`timescale 1 ns / 1 ns
                                 always @ (negedge clk)
                                                                module
                                                                                     binary
  module shift_reg_var_tb();
                                 begin
                                    if (q1 !== q2)
  parameter Td2 = 5;
                                      $display("%t : in %m q1 and q2 differ! q1=%b, q2=%b",
  reg clk, d;
  wire q1, q2;
                                                   $time, q1, q2);
  initial
                                 end
                                                                     periodical clock
                                 always # Td2 clk = ~clk; ←
  begin
                                 shift reg_var_bad dut1(.clk(clk), .d(d), .q(q1));
    clk = 1'b0;
    @(negedge clk);
                                 shift_reg_var_ok dut2(.clk(clk), .d(d), .q(q2));
    repeat (2)
                                 endmodule
    begin
                                                   Text output by the simulator
      d \ll 1;
                                          20 : in shift_reg_var_tb q1 and q2 differ! q1=1, q2=x
      repeat (6)
                                          30 : in shift reg var tb q1 and q2 differ! q1=1, q2=x
           @ (negedge clk)
                                          80 : in shift_reg_var_tb q1 and q2 differ! q1=0, q2=1
                                          90 : in shift reg var tb q1 and q2 differ! q1=0, q2=1
      d \ll 0;
                                         140 : in shift reg var tb g1 and g2 differ! g1=1, g2=0
      repeat (6)
                                         150 : in shift_reg_var_tb q1 and q2 differ! q1=1, q2=0
           @(negedge clk);
                                         200 : in shift reg var tb g1 and g2 differ! g1=0, g2=1
    end
                                         210 : in shift reg var tb q1 and q2 differ! q1=0, q2=1
  end
d -----
```

Conditional compilation, include inclu

`endif `define

```
`include "SRC v/incl.v" ---- `define out_reg
`ifdef out reg
module adder(clk, a, b, cin, y, cout);
input clk;
`else
module adder(a, b, cin, y, cout);
`endif
parameter N = 8;
input cin;
input [N-1:0] a, b;
output cout;
output [N-1:0] y;
`ifdef out reg
reg cout;
reg [N-1:0] y;
  always @(posedge clk)
  begin
       \{\text{cout}, y\} = \text{cin} + \text{a} + \text{b};
  end
`else
assign {cout, y} = cin + a + b;
`endif
endmodule
```

© V. Angelov

In many programming languages (in C with #define ... #ifdef ... #endif) one can compile some parts of the source code depending on some condition.

In Verilog, it is almost the same as in C, just replace # with `. This is useful to configure the module, instead of creating many variants as different modules. Similarly with `include one can include a source file. depending on out_reg

 $\begin{array}{c|c} cin & cin \\ \hline a[7:0] & b[7:0] \\ \hline \\ b[7:0] & clk \\ \end{array} \begin{array}{c|c} cout \\ \hline \\ y[7:0] \\ \hline \\ clk \\ \end{array}$

VHDL Vorlesung SS2009 37


parameter localparam if ... else

Registerfile – two-dimens. array for

```
module regfile(clk, rst n, we, din, waddr, raddra, raddrb, rdata, rdatb);
  parameter Na = 3;
 parameter Nd = 16;
  input clk, rst_n, we;
  input [Na-1:0] waddr, raddra, raddrb;
  input [Nd-1:0] din;
                                     local parameter, can
  output [Nd-1:0] rdata, rdatb;
                                     not be seen/modified
  localparam Nr = 1 << Na; -</pre>
                                     from outside
  reg [Nd-1:0] rf_data [0:Nr-1];
  reg [0:Nr-1] we_dec;
                                two-dimensional array
 always @(we or waddr) // the decoder
 begin
     we dec \leftarrow 0;
     we dec[waddr] <= we;</pre>
  end
  always @(posedge clk) // the registers
    for (i = 0; i < Nr; i = i + 1)
   begin
      if (rst n == 0) rf data[i] <= 0;</pre>
     else
      if (we dec[i] == 1) rf data[i] <= din;</pre>
    end
  assign rdata = rf data[raddra]; // two read muxes
  assign rdatb = rf data[raddrb];
```

As a part of a RISC CPU core

Number and size of registers set through parameters



endmodule

Simulation of the regfile(1) \$monitor timescale

```
`timescale 1 ns / 1 ns ← Time unit / Time precision for simulation
module regfile tb();
parameter Td2 = 5; // the half of the period
parameter Nd = 16; // the data size
parameter Na = 3; // the address size
localparam Nreg = (1 << Na); // the number of registers</pre>
reg clk, rst_n, we;
wire [Nd-1:0] rda, rdb; // read data
reg [Na-1:0] wa, ra, rb; // addresses
reg [Nd-1:0] regm [0:Nreg-1]; // shadow memory for the regs
integer i; // loop index
                                                        instantiate the regfile
regfile dut(.clk(clk), .rst_n(rst_n), .we(we), .din(d), .waddr(wa),
             .raddra(ra), .raddrb(rb), .rdata(rda), .rdatb(rdb));
defparam dut.Nd = Nd; // map the parameters
defparam dut.Na = Na;
   dump file, in .vcd (Value Change Dump) format $\dumpfile("regfile.vcd"); dump only the signals in the dut instance
initial begin
  end
                print all changes of the signal we
initial
   $monitor("Time: %t, write enable changed to: %b", $time, we);
```

Simulation of the regfile(2)

```
always # Td2 clk = ~clk; // generate the clock
initial — blocks of type initial will be executed only once
begin
  clk = 0; // initial value of the clock
  rst n = 0;  // power up reset
  repeat (2) @(negedge clk);
  rst n = 1;  // deactivate the reset
  for (i = 0; i < Nreg; i = i + 1) // write some pattern</pre>
  _write_reg(i, i | (i+1) << 8);</pre>
  for (i = 0; i < Nreg; i = i + 1) // read back</pre>
                                                        read back and
  - read_reg(0, i, regm[i]);  // using port A
 for (i = 0; i < Nreg; i = i + 1)
read_reg(1, i, regm[i]);  // and port B</pre>
                                                      compare with the
                                                         expected values
  rst n = 0;
                                    // reset
  @(negedge clk);
  rst n = 1;
  for (i = 0; i < Nreg; i = i + 1) // read and expect 0
                                                           check if all registers are cleared
  - read_reg(0, i, 0);
  for (i = 0; i < Nreg; i = i + 1) // from both ports
  - read_reg(1, i, 0);
end
```


Simulation of the regfile(3) - tasks

```
task write_reg;
  input [Na-1:0] rega;
                                 The task can have inputs, outputs and
  input [Nd-1:0] regd;
  begin
                                  inouts, but all module variables and wires
    we = 1;
    d = regd;
                                 are visible and can be accessed!
    wa = rega;
                                 The task can contain time-controlling
    @ (negedge clk);
    regm[rega] = regd;
                                 statements.
    we = 0;
  end
endtask
task read reg;
                               port, 0 for A and 1 for B
  input prt; // 0 or 1 //
  input [Na-1:0] rega; ____ read address
  input [Nd-1:0] regd; _____ expected data
  begin
    we = 0;
    if (prt==0) ra = rega;
                                           Check if the read data correspond to the expected
                  rb = rega;
    else
                                           and print a message if not
    @ (negedge clk);
    if ((prt==0) && (rda != regd))
       $\display("\%t : expected 0x\%04x, readA 0x\%04x, reg\# \%d", $time, regd, rda, rega);
    if ((prt==1) && (rdb != regd))
       $\text{display}("\text{\text{\text{t}}} : expected 0x\text{\text{\text{04x}}, readB 0x\text{\text{\text{04x}}, reg\text{\text{\text{t}}} \text{\text{\text{\text{\text{d}}}}, reg\text{\text{\text{time}}, reg\text{\text{\text{t}}}, reg\text{\text{\text{t}}}
end
endtask
endmodule
```

Pseudorandom generators(1)

N-bit shift register with a feedback, used to generate pseudorandom numbers. Note that the number of possible states is 2^N-1, not 2^N!

The example below is for N=4.



(the load network is not shown)

```
module psrg_gen(clk, load, din, q);
  parameter N = 4;
  input clk, load;
                              next slide
  input [N-1:0] din;
  output [N-1:0] q;
`include "../SRC_v/psrg_func.v
  reg [N-1:0] q;
always @ (posedge clk)
begin
  if (load == 1'b1) q <= din/</pre>
  else
  q \leftarrow \{q[N-2:0], psrg_func(N, q)\};
end
endmodule
              calculates the new bit 0
```

Used: for built-in tests of memories; to generate input data in testbenches; for Monte Carlo simulations; as simple frequency divider

Pseudorandom generators(2)

```
function psrg_func;
input integer N;
input [31:0] sr; ← for up to 32 bit input
case (N)
   32 : psrg_func = sr[31] ^ sr[21] ^ sr[ 1] ^ sr[ 0];
   31 : psrg_func = sr[30] ^ sr[27];
   30 : psrq func = sr[29] ^ sr[5] ^ sr[3] ^ sr[0];
   29 : psrg_func = sr[28] ^ sr[26];
   28 : psrg_func = sr[27] ^ sr[24];
   27 : psrg_func = sr[26] ^ sr[4] ^ sr[1] ^ sr[0];
   26 : psrg_func = sr[25] ^ sr[ 5] ^ sr[ 1] ^ sr[ 0];
   25 : psrg_func = sr[24] ^ sr[21];
   24 : psrg func = sr[23] ^ sr[22] ^ sr[21] ^ sr[16];
   23 : psrg_func = sr[22] ^ sr[17];
   22 : psrg_func = sr[21] ^ sr[20];
   21 : psrg func = sr[20] ^ sr[18];
   20 : psrg_func = sr[19] ^ sr[16];
   19 : psrg_func = sr[18] ^ sr[ 5] ^ sr[ 1] ^ sr[ 0];
   18 : psrg func = sr[17] ^ sr[10];
   17 : psrg_func = sr[16] ^ sr[13];
   16 : psrg_func = sr[15] ^ sr[14] ^ sr[12] ^ sr[ 3];
   15 : psrg func = sr[14] ^ sr[13];
   14 : psrg_func = sr[13] ^ sr[ 4] ^ sr[ 2] ^ sr[ 0];
   13 : psrg_func = sr[12] ^ sr[ 3] ^ sr[ 2] ^ sr[ 0];
   12 : psrg_func = sr[11] ^ sr[ 5] ^ sr[ 3] ^ sr[ 0];
   11 : psrg_func = sr[10] ^ sr[ 8];
   10 : psrg_func = sr[ 9] ^ sr[ 6];
   9 : psrg_func = sr[ 8] ^ sr[ 4];
    8 : psrg_func = sr[ 7] ^ sr[ 5] ^ sr[ 4] ^ sr[ 3];
   7 : psrg_func = sr[ 6] ^ sr[ 5];
   6 : psrg_func = sr[ 5] ^ sr[ 4];
   5 : psrg_func = sr[ 4] ^ sr[ 2];
   4 : psrg_func = sr[ 3] ^ sr[ 2];
   default : psrg_func = sr[ 2] ^ sr[ 1];
 endcase
endfunction
```

The function must be included in the body of the module! A separate compilation is not possible! The function is used only for computations, no timing modelling is allowed there!

The feedback expressions for some sizes of the shift register, based on:

Xilinx APP 052 July 7, 1996, ver. 1.1 - table for n=3...168

The generator can not exit the state "00..00"!

Filter for noisy or slow signals(1)

```
module filt_shortv(clk, d, q);
parameter N = 3;
                                                                            analog
input clk, d;
                                                                            digital
output q;
                                        S1
reg q;
                                                Using a shift register
req [N-1:0] samples;
                                       The input is shifted in, the output is
wire all high, all low n;
                                       changed only if all bits in the shift register
assign all_high = & samples;
                                       are equal
assign all_low_n = | samples;
always @(posedge clk) 4
                                         The clock frequency must be low enough, for
begin
                                         mechanical buttons in the order of 100Hz or below
  samples <= {samples[N-2:0], d};</pre>
  q <= (q | all high) & all low n;
                                                   AT<sub>1</sub>T<sub>1</sub> 1
end
endmodule
                                                                               CLK
                 CLK
                           CLK
                                      CLK
                                                           ALL 0
                                                                      CLK
```

© V. Angelov VHDL Vorlesung SS2009

44


Filter for noisy or slow signals(2)

Using a counter

```
module filt_longv(clk, d, q);
                                  The input signal d must remain unchanged
parameter N = 3;
                                  for N clk cycles in order to be copied to the
input clk, d;
                                  output q, otherwise the counter will be
output q;
                                  reloaded
 the number of bits necessary to store ni _
                                  localparam cnt size = log2(N-2);
the type of the return
                                  reg [cnt size-1:0] counter;
                                  reg [1:0] samples;
function integer log2;
                                  reg q;
input integer ni;
                                  always @(posedge clk)
(begin
           the type of the input
                                  begin
  log2 = 0;
                                    samples <= {samples[0], d};</pre>
  while (ni > 0)
                                    if (^ samples) counter <= N-2;</pre>
  begin
                                    else if (counter > 0) counter <= counter - 1;</pre>
      log2 = log2 + 1;
                                    else q <= samples[1];</pre>
      ni = (ni >> 1);
                                  end
  end
                                  endmodule
end
endfunction
                        clk
                             If more than one
                 q(filt short)
statement - use
                 q(filt long)_
begin end!
```

© V. Angelov VHDL Vorlesung SS2009 45

Mealy State Machine(1)



46

Mealy State Machine(2)

```
Next state and outputs
always @(present_st or p1s or p2s)
begin
```

```
EN <= 2'b0; UP <= 1'bx; // the default is no counting and UP = don't care
next_st <= present_st; </pre>
case (present_st)
S00: if (p1s == 1'b1) begin
                next_st <= S10; EN <= 1'b1; UP <= 1'b0;
            end else if (p2s == 1'b1) begin
                next_st <= S01; EN <= 1'b1; UP <= 1'b1;
            end
S01: if (p1s == 1'b1) begin
                next_st <= S11; EN <= 1'b1; UP <= 1'b1;</pre>
            end else if (p2s == 1'b0) begin
                next st <= S00; EN <= 1'b1; UP <= 1'b0;
            end
S11: if (p1s == 1'b0) begin
                next_st <= S01; EN <= 1'b1; UP <= 1'b0;
            end else if (p2s == 1'b0) begin
                next st <= S10; EN <= 1'b1; UP <= 1'b1;
            end
S10: if (p1s == 1'b0) begin
                next_st <= S00; EN <= 1'b1; UP <= 1'b1;</pre>
            end else if (p2s == 1'b1) begin
                next_st <= S11; EN <= 1'b1; UP <= 1'b0;
            end
default : next st <= 2'bxx;</pre>
endcase
```

Note that for the case of no transition, the default values of the inputs and of the state lare assigned at the beginning

Calculate the next state and the outputs as function of the present state and inputs

end

Mealy State Machine(3)

Register for the state and synchronization of the inputs

```
this is very important!
always @ (posedge clk)
begin
    p1s <= P1; // synchronize the inputs
   p2s <= P2; // to the Mealy machine! this is no register!
    p12s = {p1s, p2s};
    if (rst n == 1'b0) // jump to the correct state
        case (p12s)
        S00 : present st <= S00;
                                   a somehow unusual reset,
        S01 : present st <= S01;
                                   asynchronous would be dirty
        S10 : present st <= S10;
        S11 : present st <= S11;
        default : present st <= 2'bxx;</pre>
        endcase
    else
        present st <= next st; // store the next state</pre>
end
endmodule
```

Verilog – VHDL

	Verilog	VHDL
data types	only built-in	complex, abstract, flexible, own definitions possible
packages	no: only include files	yes: for functions, constants, types etc.
generate	no (only conditional)	yes (for)
attributes	no	yes
strictly typed	no: automatic conversions and declarations	yes: conversion functions, all signals must be declared
easy to learn and to write	yes: syntax similar to C, short code	no: syntax similar to ADA and PASCAL, longer code