



Example: Memory System Block Diagram for the 8-Bit Computer System

The following is the block diagram for the memory system of our 8-bit computer system example.




Example: CPU Block Diagram for the 8-Bit Computer System

The following is the block diagram for the CPU of our 8-bit computer system example.



Example: Top Level Block Diagram for the 8-Bit Computer System

The following is the top level block diagram for our 8-bit computer system example.



Mnemonic	Opcode	Operand	Description
"Loads and Stores"			
LDA_IMM	x"86"	<data>	Load Register A using Immediate Addressing
LDA_DIR	x"87"	<addr>	Load Register A using Direct Addressing
LDB_IMM	x"88"	<data>	Load Register B with Immediate Addressing
LDB_DIR	x"89"	<addr>	Load Register B with Direct Addressing
STA_DIR	x"96"	<addr>	Store Register A to Memory using Direct Addressing
STB_DIR	x"97"	<addr>	Store Register B to Memory using Direct Addressing
"Data Manipulations"			
ADD_AB	x"42"		A = A + B (plus)
SUB_AB	x"43"		A = A - B (minus)
AND_AB	x"44"		A = A · B (AND)
OR_AB	x"45"		A = A + B (OR)
INCA	x"46"		A = A + 1 (plus)
INCB	x"47"		B = B + 1 (plus)
DECA	x"48"		A = A - 1 (minus)
DECB	x"49"		B = B - 1 (minus)
"Branches"			
BRA	x"20"	<addr>	Branch Always to Address Provided
BMI	x"21"	<addr>	Branch to Address Provided if N=1
BPL	x"22"	<addr>	Branch to Address Provided if N=0
BEQ	x"23"	<addr>	Branch to Address Provided if Z=1
BNE	x"24"	<addr>	Branch to Address Provided if Z=0
BVS	x"25"	<addr>	Branch to Address Provided if V=1
BVC	x"26"	<addr>	Branch to Address Provided if V=0
BCS	x"27"	<addr>	Branch to Address Provided if C=1
BCC	x"28"	<addr>	Branch to Address Provided if C=0