

ADC samples

```
graph LR; A[ADC samples] --> B[FPGA  
Find activity  
Build peak descriptors]; B --> C[Waveform windows  
+ peak descriptors]; C --> D[DAQ  
Compare peak times];
```

The diagram illustrates a four-stage data processing pipeline. It begins with 'ADC samples' in a light orange box. An arrow points to the second stage, an orange box labeled 'FPGA' which contains the tasks 'Find activity' and 'Build peak descriptors'. Another arrow leads to the third stage, a light blue box containing 'Waveform windows + peak descriptors'. A final arrow points to the fourth stage, a light blue box labeled 'DAQ' with the task 'Compare peak times'. The entire flowchart is set against a dark navy blue background.

FPGA
Find activity
Build peak descriptors

Waveform windows
+ peak descriptors

DAQ
Compare peak times