STC11F/10Fxx series MCU STC11L/10Lxx series MCU Data Sheet

STC MCU Limited www.STCMCU.com

Update date: 2010-07-29

CONTENTS

Chapter 1 Introduction	5
1.1 Features	
1.2 Block diagram	6
1.3 Pin Configurations	
1.4 Pin Descriptions	
1.5 Pin Package Drawings	
1.6 STC11/10xx series MCU naming rules	21
1.7 Global unique identification number (ID)	22
Chapter 2 Clock, Power Managenment, Reset	
2.1 Clock	
2.1.1 Clock Network	
2.1.2 Internal RC Oscillator frequency(Internal clock frequency)	24
2.2 Power Management	25
2.2.1 Idle Mode.	25
2.2.2 Slow Down Mode	25
2.2.3 Power Down (PD) Mode	26
2.3 RESET Control	31
2.3.1 Reset pin	31
2.3.2 Power-On Reset (POR)	31
2.3.3 Watch-Dog-Timer	
2.3.4 Software RESET	
2.3.5 MAX810 power-on-reset delay	
Chapter 3 Memory Organization	36
3.1 Program Memory	36
3.2 Data Memory	
3.2.1 On-chip Scratch-Pad RAM	37
3.2.2 Auxiliary RAM	
3.2.3 External RAM	
3.2.4 Special Function Register for RAM	
Chapter 4 Configurable I/O Ports	44
4.1 I/O Port Configurations	44
4.1.1 Quasi-bidirectional I/O	44
4.1.2 Push-pull Output	45
4.1.3 Input-only Mode	
4.1.4 Open-drain Output	
4.2 I/O Port Registers	
4.3 I/O port application Notes	48

4.4 I/O port application
4.4.1 Typical transistor control circuit48
4.4.2 Typical diode control circuit48
4.4.3 3V/5V hybrid system
4.4.4 How to make IO port low after MCU reset
4.4.5 I/O drive LED application circuit
4.4.6 I/O immediately drive LED application circuit
Chapter 5 Instruction System
5.1 Special Function Registers
5.2 Addressing Modes
5.3 Instruction Set Summary
5.4 Instruction Definitions
Chapter 6 Interrupt100
6.1 Interrupt Structure101
6.2 Interrupt Register
6.3 Interrupt Priorities
6.4 How Interrupts Are Handled
6.5 External Interrupts
6.6 Response Time
Chapter 7 Timer/Counter 0/1 111
7.1 Timer/Counter 0 Mode of Operation
7.2 Timer/Counter 1 Mode of Operation
7.3 Baud rate generator and Programmable clock output on P1.0 119
Chapter 8 UART with enhanced function125
8.1 UART Mode of Operation
8.2 Frame Error Detection
8.3 Multiprocessor Communications
8.4 Automatic Address Recognition
8.5 Buad Rates
Chapter 9 IAP / EEPROM143
9.1 IAP / ISP Control Register
9.2 STC11F/10Fxx series internal EEPROM allocation table 146
9.3 IAP/EEPROM Assembly Language Program Introduction 149
9.4 Operating internal EEPROM Demo by Assembly Language 151
9.5 Operating internal EEPROM Demo by C Language155

Chapter 10 STC11/10xx MCU Notes	159
10.1 STC11/10xx MCU to replace traditional 8051 Notes	159
10.2 STC11/10xx series MCU application Notes	161
Chapter 11 STC11/10xx series programming tools usage	162
11.1 In-System-Programming (ISP) principle	162
11.2 STC11/10xx series application circuit for ISP	162
11.3 PC side application usage	164
11.4 Compiler / Assembler Programmer and Emulator	166
11.5 Self-Defined ISP download Demo	166
Appendix A: Assembly Language Programming	169
Appendix B: 8051 C Programming	191
Appendix C: STC11/10xx series Electrical Characteristics	201
Appendix D: Using Serial port expand I/O interface	202
Appendix E: STC10/11xx series Selection Table	204
* *	

Chapter 1 Introduction

www.STCMCU.com

STC11F/10Fxx series are a single-chip microcontroller based on a high performance 1T architecture 80C51 CPU, which is produced by STC MCU Limited. With the enhanced kernel, STC11F/10Fxx series execute instructions in 1~6 clock cycles (about 6~7 times the rate of a standard 8051 device), and have a fully compatible instruction set with industrial-standard 80C51 series microcontroller. In-System-Programming (ISP) and In-Application-Programming (IAP) support the users to upgrade the program and data in system. ISP allows the user to download new code without removing the microcontroller from the actual end product; IAP means that the device can write non-valatile data in Flash memory while the application program is running. The STC11F/10Fxx series retain all features of the standard 80C51. In addition, the STC11F/10Fxx series have a extra I/O port (P4), a 6-sources, 2-priority-level interrupt structure, on-chip crystal oscillator, and a one-time enabled Watchdog Timer.

1.1 Features


- Enhanced 80C51 Central Processing Unit ,1T per machine cycle, faster 6~7 times than the rate of a standard 8051
- Operating voltage range: 5.5V~4.1V/3.7V or 2.1V/2.4V~ 3.6V (STC11L/10Lxx series)
- Operating frequency range: 0-35MHz, is equivalent to standard 8051:0~420MHZ
- STC11F/Lxx series Flash program memory: 1/2/3/4/5/6/8/16/20/32/40/48/52/56/62K
- STC10F/Lxx series Flash program memory: 2/4/6/8/10/12/14K
- On-chip 1280/512/256 byte RAM
- Be capable of addressing up to 64K byte of external RAM
- Dual Data Pointer (DPTR) to speed up data movement (except STC11F01 series)
- Code protection for flash memory access
- two 16-bit timer/counter, as the same as Timer0/Timer1 of standard 8051
- 6 vector-address, 2 level priority interrupt capability
- One enhanced UART with hardware address-recognition, frame-error detection function, and with self baudrate generator.
- One 15 bits Watch-Dog-Timer with 8-bit pre-scaler (one-time-enabled)
- Simple internal RC oscillator and high-precision external crystal clock.
- Three power management modes: idle mode, slow down mode and power-down mode
- Power down mode can be woken-up by INT0/P3.2 pin, INT1/P3.3 pin, T0/P3.4, T1/P3.5, RXD/P3.0 pin (or RXD/P1.6 pin)
- Maximum 40 programmable I/O ports are available
- Programable clock output Function. T0 output the clock on P3.4, T1 output the clock on P3.5, BRT output the clock on P1.0.
- Operating temperature: $-40 \sim +85$ °C (industrial) / $0 \sim 75$ °C (commercial)
- package type: LQFP-44,PDIP-40,PLCC-44,QFN-40,SOP20,DIP20, LSSOP20,DIP18,SOP16,DIP16,TSSOP14

Fax:86-755-82944243

1.2 Block diagram


www.STCMCU.com

The CPU kernel of STC11/10Fxx series are fully compatible to the standard 8051 microcontroller, maintains all instruction mnemonics and binary compatibility. With some great architecture enhancements, STC11/10Fxx series execute the fastest instructions per clock cycle. Improvement of individual programs depends on the actual instructions used.




STC11/10Fxx Block Diagram

1.3 Pin Configurations



QFN-40 (No recommended)



1.4 Pin Descriptions


MNEMONIC	LQFP44	PDIP40	PLCC44	QFN40	DESCRIPTION
P0.0 ~ P0.7	30~37	32~39	36~43	27~34	Port0 : Port0 is an 8-bit bi-directional I/O port with pull-up resistance.
					Except being as GPIO, Port 0 is also the multiplexed low-order address
					and data bus during accesses to external program and data memory.
P1.0 ~ P1.7	40~44	1-8	2~9	36~40	Port1 : General-purposed I/O with weak pull-up resistance inside.
11.0 11.7	1~3	10		1~3	When 1s are written into Port1, the strong output driving CMOS only
					turn-on two period and then the weak pull-up resistance keep the port
P1.6/RxD/INT	2	7	8	2	high.
P1.7/TxD	3	8	9	3	mgn.
					P1.6 can also act as receiver of the data for UART function block, alias
					RxD and external interrupt, alias /INT.
					P1.7 can act as transceiver of the data for UART function block, alias
					TxD.
P2.0 ~ P2.7	18-25	21-28	24~31	16~23	Port2: Port2 is an 8-bit bi-directional I/O port with pull-up resistance.
					Except being as GPIO, Port2 emits the high-order address byte during
					accessing to external program and data memory.
P3.0/RxD/INT	5	10	11	5	Port3: General-purposed I/O with weak pull-up resistance inside.
P3.1/TxD	7	11	13	6	When 1s are written into Port1, the strong output driving CMOS only
P3.2/INT0	8	12	14	7	turn-on two period and then the weak pull-up resistance keep the port
P3.3/INT1	9	13	15	8	high. Port3 also serves the functions of various special features.
P3.4/T0/INT/	10	14	16	9	ingh. Tores also serves the functions of various special reatures.
CLKOUT0					P3.0 and P3.1 act as receiver and transceiver of the data for UART
P3.5/T1/INT/	11	15	17	10	function block, Alias RxD and TxD.
CLKOUT1					P3.2 and P3.3 also act as external interrupt sources, alias /INT0 and
P3.6/WR	12	16	18	11	/INT1.
P3.7/RD	13	17	19	12	P3.4 and P3.5 also act as event sources for timer0 and timer1 individu-
		'			ally alias T0 and T1, and programable clock output alias CLKOUT0
					and CLKOUT1.
					P3.6 also acts as write signal while access to external memory, alias
					/WR.
					P3.7 also acts as read signal while access to external memory, alias
					/RD.
P4.0	17		23		Port4: Port4 are extended I/O ports such like Port1. It can be available
P4.1	28		34	ĺ	only on LQFP-44, PLCC-44.
P4.2	39		1		
P4.3	6		12		
RST/P4.7	4	9	10	4	RESET: A high on this pin for at least two machine cycles will reset
					the device.
NA/P4.6	29	31	35	26	When P4SW.6=0, the pin is weak pull-up and no any function.
					When P4SW.6=1,the pin is set as I/O port(P4.6)
NA/P4.4	26	29	32	24	When P4SW.4=0, the pin is weak pull-up and no any function.
1					When P4SW.4=1,the pin is set as I/O port(P4.4)
ALE/P4.5	27	30	33	25	When P4SW.5=0, the pin is set as the ALE signal.
1					Address Latch Enable(ALE): It is used for external data memory
1					cycles (MOVX).
					When P4SW.5=1,the pin is set as I/O port(P4.5)
XTAL1	15	19	21	14	Crystal 1: Input to the inverting oscillator amplifier.Receives the
					external oscillator signal when an external oscillator is used.
XTAL2	14	18	20	13	Crystal 2: Output from the inverting amplifier. This pin should be
					floated when an external oscillator is used.
VCC	38	40	44	35	Power
		20	22		
Gnd	16	<u> </u> 20		15	Ground

MNEMONIC	SOP20/ DIP20/ LSSOP20	DIP18	SOP16/ DIP16	LSSOP14	DESCRIPTION
$P1.0 \sim P1.2$	12~14	11~13	10~12	9~11	Port1: General-purposed I/O with weak pull-up
P1.3	15			1~3	resistance inside. When 1s are written into Port1, the
P1.4	16	14			strong output driving CMOS only turn-on two period
P1.5	17	15	13		and then the weak pull-up resistance keep the port high.
P1.6/RxD/INT	18	16	14	12	
P1.7/TxD	19	17	15	13	P1.6 can also act as receiver of the data for UART function block, alias RxD and external interrupt, alias /INT. P1.7 can act as transceiver of the data for UART function block, alias TxD.
P3.0/RxD/INT	2	2	2	2	Port3: General-purposed I/O with weak pull-up
P3.1/TxD	3	3	3	3	resistance inside. When 1s are written into Port1, the
P3.2/INT0	6				strong output driving CMOS only turn-on two period
P3.3/INT1	7	6	6	6	and then the weak pull-up resistance keep the port
P3.4/T0/INT/	8	7	7		high. Port3 also serves the functions of various special
CLKOUT0 P3.5/T1/INT/	9	8			features:
	9	8			
P3.7	11	10	9	181	P3.0 and P3.1 act as receiver and transceiver of the data for UART function block, Alias RxD and TxD. P3.2 and P3.3 also act as external interrupt sources, alias /INT0 and /INT1. P3.4 and P3.5 also act as event sources for timer0 and
					timer1 individually alias T0 and T1, and programable clock output alias CLKOUT0 and CLKOUT1.
XTAL1	5	5	5	5	Crystal 1: Input to the inverting oscillator amplifier. Receives the external oscillator signal when an external oscillator is used.
XTAL2	4	4	4	4	Crystal 2: Output from the inverting amplifier. This pin should be floated when an external oscillator is used.
VCC	20	18	16	14	Power
Gnd	10	9	8	7	Ground

1.5 Pin Package Drawings

www.STCMCU.com

LQFP-44 OUTLINE PACKAGE



VARIATIONS (ALL DIMENSIONS SHOWN IN MM SYMBOLS MIN. NOM MAX. 1.60 A1 0.05 0.15 A2 1.35 1.40 1.45 c1 0.09 0.16 D 12.00 D1 10.00 E 12.00 E1 10.00 0.80 b(w/o plating) 0.25 0.30 0.35 L 0.45 0.60 0.75 L1 1.00REF θ^0 0^{0} 7^{0}


Fax:86-755-82944243

NOTES:

1.JEDEC OUTLINE:MS-026 BSB
2.DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION.
ALLOWBLE PROTRUSION IS
0.25mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS IMCLUDING MOLD MISMATCH.

3.DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.ALLOWBLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUN b DIMNSION BY MORE THAN 0.08mm.

PDIP-40 OUTLINE PACKAGE




NOTE:

1.JEDEC OUTLINE :MS-011 AC

PLCC-44 OUTLINE PACKAGE

www.STCMCU.com



NOTE:

1.JEDEC OUTLINE: M0-047 AC

2.DATUM PLANE H IS LACATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

٧	SYMBOLS	DIMENSIONS IN INCH				MI	LLMETE	RS
		MIN	NOM	MAX	П	MIN	NOM	MAX
	A	0.165	-	0.180	\prod	4.191	-	4.572
	A1	0.020	-	-	\prod	0.508	-	-
	A2	0.147	-	0.158	\prod	3.734	-	4.013
	b1	0.026	0.028	0.032	\prod	0.660	0.711	0.813
	b	0.013	0.017	0.021	\prod	0.330	0.432	0.533
	c	0.007	0.010	0.0013	П	0.178	0.254	0.330
	D	0.650	0.653	0.656	П	16.510	16.586	16.662
	Е	0.650	0.653	0.656	П	16.510	16.586	16.662
	e		0.050BSC		П		1.270BSC	,
	Gd	0.590	0.610	0.630	П	14.986	15.494	16.002
	Ge	0.590	0.610	0.630	\prod	14.986	15.494	16.002
	Hd	0.685	0.690	0.695	\prod	17.399	17.526	17.653
	Не	0.685	0.690	0.695		17.399	17.526	17.653
	L	0.100	-	0.112	\prod	2.540	-	2.845
	Y	-	-	0.004	П	-	-	0.102


- 3.DIMENSIONS E AND D D0 NOT INCLUDE MODE PROTRUSION. ALLOWABLE PROTRUSION IS 10 MIL PRE SIDE.DIMENSIONS E AND D D0 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE [H].
- 4.DIMENSION 61 DOES NOT INCLUDE DAMBAR PROTRUSION.

Fax:86-755-82944243

Fax:86-755-82944243


QFN-40 OUTLINE PACKAGE


www.STCMCU.com





20-Pin Small Outline Package (SOP-20)


Dimensions in Inches and (Millimeters)














	4111					
COMMON DIMENSIONS						
(UNITS OF MEASURE = MILLMETER)						
SYMBOL	MIN	NOM	MAX			
A	2.465	2.515	2.565			
A1	0.100	0.150	0.200			
A2	2.100	2.300	2.500			
b1	0.366	0.426	0.486			
b	0.356	0.406	0.456			
c	0.234	-	0.274			
c1	0.224	0.254	0.274			
D	17.750	17.950	18.150			
Е	10.100	10.300	10.500			
E1	7.424	7.500	7.624			
e		1.27				
L	0.764	0.864	0.964			
L1	1.303	1.403	1.503			
L2	-	0.274	-			
R	-	0.300				
R1	-	0.200	-			
Ф	00		10°			
7.	_	0.660	_			

20-Pin Plastic Dual Inline Package (PDIP-20)

Dimensions in Inches and Millmeters








COMMON DIMENSIONS					
(UNITS	OF MEA	SURE = I	NCH)		
SYMBOL	MIN	NOM	MAX		
A	-	-	0.175		
A1	0.015	-	-		
A2	0.125	0.13	0.135		
b	0.016	0.018	0.020		
b1	0.058	0.060	0.064		
С	0.008	0.010	0.11		
D	1.012	1.026	1.040		
Е	0.290	0.300	0.310		
E1	0.245	0.250	0.255		
e	0.090	0.100	0.110		
L	0.120	0.130	0.140		
θ_0	0	-	15		
eA	0.355	0.355	0.375		
S	-	-	0.075		

UNIT: INCH

Fax:86-755-82944243

20-Pin Plastic Shrink Small Outline Package (LSSOP-20)

LSSOP-20, 6.4mm x 6.4mm




COMMON DIMENSIONS						
(UNITS OF MEASURE = MILLMETER)						
SYMBOL	MIN	NOM	MAX			
A	-	-	1.85			
A1	0.05	-	-			
A2	1.40	1.50	1.60			
b	0.17	0.22	0.32			
D	6.40	6.50	6.60			
Е	6.20	6.40	6.60			
E1	4.30	4.40	4.50			
E2	-	5.72	-			
e	0.57	0.65	0.73			
L	0.30	0.50	0.70			
L1	0.1	0.15	0.25			
Ф	0_0	-	80			


www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

18-Pin Plastic Dual Inline Package (PDIP-18)

Dimensions in Inches and Millmeters










COMMON DIMENSIONS					
(UNITS OF	MEASUR	E = MILL	METER)		
SYMBOL	MIN	NOM	MAX		
A	22.72	<u>.</u>	23.23		
B	6.10	-	6.60		
C	3.18	-	3.43		
D	3.18	-	3.69		
e	-	2.54	-		
b	0.41	-	0.51		
b1	1.27	-	1.78		
Е	7.49	-	8.00		
eВ	8.51	-	9.52		


16 PIN SMALL OUTLINE PACKAGE(SOP-16)








COM	COMMON DIMENSIONS						
(UNITS OF	(UNITS OF MEASURE = MILLMETER)						
SYMBOL	MIN	NOM	MAX				
A	1.35	1.60	1.75				
A1	0.10	0.15	0.25				
A2	1.25	1.45	1.65				
A3	0.55	0.65	0.75				
b1	0.36	-	0.49				
b	0.35	0.40	0.45				
С	0.16	-	0.25				
c1	0.15	0.20	0.25				
D	9.80	9.90	10.00				
E	5.80	6.00	6.20				
É1	3.80	3.90	4.00				
е		1.27					
L	0.45	0.60	0.80				
L1	1.04						
L2	0.25						
R	0.07	-	-				
R1	0.07	-	-				
Φ	6°	80	10°				




16-Pin Plastic Dual Inline Package (PDIP-16)

Dimensions in Inches and Millmeters









COMMON DIMENSIONS							
(UNITS OF	(UNITS OF MEASURE = MILLMETER)						
SYMBOL	MIN	NOM	MAX				
A	7	-	4.80				
A1	0.50	-	-				
A2	3.10	3.30	3.50				
b	0.38	-	0.55				
b1	0.38	0.46	0.51				
D	18.95	19.05	19.15				
Е	7.62	7.87	8.25				
E1	6.25	6.35	6.45				
e	2.54						
eB	7.62	8.80	10.90				
L	2.92	3.30	3.81				
θ_0	0	7	15				

Fax:86-755-82944243

1.6 STC11/10xx series MCU naming rules

www.STCMCU.com





1.7 Global unique identification number (ID)

STC 1T MCU 11/10xx series, each MCU has a unique identification number (ID). User can use "MOV @Ri" instruction read RAM unit F1~F7 to get the ID number after power on.

Chapter 2 CLOCK, POWER MANAGENMENT, RESET

2.1 Clock

2.1.1 Clock Network

There are two clock sources available for STC11/10Fxx series. One is the clock from crystal oscillation and the other is from internal simple RC oscillator. The internal built-in RC oscillator can be used to replace the external crystal oscillator in the application which doesn't need an exact system clock. To enable the built-in oscillator, user should enable the option Internal Clock by STC Writer/Programmer.

User can slow down the MCU by means of writing a non-zero value to the CLKS[2:0] bits in the CLK_DIV register. This feature is especially useful to save power consumption in idle mode as long as the user changes the CLKS[2:0] to a non-zero value before entering the idle mode

CLK_DIV register (Clock Divider)

LSE

bit	В7	В6	В5	В4	ВЗ	B2	B1	В0
name	-	-	-	- /	41-]	CLKS2	CLKS1	CLKS0

B2-B0 (CLKS2-CLKS0):

000 clock source is not divided (default state)

001 clock source is divided by 2.

010 clock source is divided by 4.


011 clock source is divided by 8.

100 clock source is divided by 16.

101 clock souece is divided by 32.

110 clock source is divided by 64.

111 clock source is divided by 128.



Clock Structure

2.1.2 Internal RC Oscillator frequency(Internal clock frequency)

STC 1T MCU 11/10xx series in addition to traditional external clock, but also the option of using the internal RC oscillator clock source. If select internal RC oscillator, external crystal can be saved. XTAL1 and XTAL2 floating. Relatively large errors due to internal clock, so high requirements on the timing or circumstances have serial communication is not recommended to use the internal oscillator. User can use "MOV @Ri" instruction read RAM unit FC~FF to get the internal oscillator frequency of the factory and read RAM unit F8~FB to get internal oscillator frequency of last used to download programs within the internal oscillator after power on.

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

2.2 Power Management

PCON register (Power Control Register)

LSB

bit	В7	В6	В5	В4	В3	B2	B1	В0
name	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL

SMOD Double band rate of UART interface

Keep normal baud rate when the UART is used in mode 1,2 or 3. (defaut)

Double baud rate bit when the UART is used in mode 1,2 or 3.

SMOD0: SMO/FE bit select for SCON.7; setting this bit will set SCON.7 as Frame Error function. Clearing it to

set SCON.7 as one bit of UART mode selection bits.

: Low-Voltage Flag. Once low voltage condition is detected (VCC power is lower than LVD

voltage), it is set by hardware (and should be cleared by software).

1CU Limite POF : Power-On flag. It is set by power-off-on action and can only cleared by software.

GF1 : General-purposed flag 1 : General-purposed flag 0 GF0

PD : Power-Down bit. IDL : Idle mode bit.

2.2.1 Idle Mode

An instruction that sets IDL/PCON.0 causes that to be the last instruction executed before going into the idle mode, the internal clock is gated off to the CPU but not to the interrupt, timer, WDT and serial port functions. The CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels. Idle mode leaves the peripherals running in order to allow them to wake up the CPU when an interrupt is generated. Timer 0, Timer 1 and UART will continue to function during Idle mode.

There are two ways to terminate the idle. Activation of any enabled interrupt will cause IDL/PCON.0 to be cleared by hardware, terminating the idle mode. The interrupt will be serviced, and following RETI, the next instruction to be executed will be the one following the instruction that put the device into idle.

The flag bits (GFO and GF1) can be used to give art indication if an interrupt occurred during normal operation or during Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way to wake-up from idle is to pull RESET high to generate internal hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two system clock cycles(24 system clock) to complete the reset.

2.2.2 Slow Down Mode

A clock divider (CLK DIV) in frond end of the device is designed to slow down the operation speed of STC11F/ 10Fxx series MCU, to save the operating power dynamically. The content in SFR CLK DIV(refer to section 2.1) is always effective without the need to operate in IDLE mode.

2.2.3 Power Down (PD) Mode

www.STCMCU.com

An instruction that sets PD/PCON.1 cause that to be the last instruction executed before going into the Powerdown mode. In the Power-Down mode, the on-chip oscillator and the Flash memory are stopped in order to minimize power consumption. Only the power-on circuitry will continue to draw power during Power-Down. The contents of on-chip RAM and SFRs are maintained. The power-down mode can be woken-up by RESET pin, external interrupt INT0 ~ INT1, RXD pin, T0 pin, T1 pin. When it is woken-up by RESET, the program will execute from the address 0x0000. Be carefully to keep RESET pin active for at least 10ms in order for a stable clock. If it is woken-up from I/O, the CPU will rework through jumping to related interrupt service routine. Before the CPU rework, the clock is blocked and counted until 32768 in order for denouncing the unstable clock. To use I/O wake-up, interrupt-related registers have to be enabled and programmed accurately before power-down is entered. Pay attention to have at least one "NOP" instruction subsequent to the power-down instruction if I/O wake-up is used. When terminating Power-down by an interrupt, the wake up period is internally timed. At the negative edge on the interrupt pin, Power-Down is exited, the oscillator is restarted, and an internal timer begins counting. The internal clock will be allowed to propagate and the CPU will not resume execution until after the timer has reached internal counter full. After the timeout period, the interrupt service routine will begin. To prevent the interrupt from re-triggering, the interrupt service routine should disable the interrupt before returning. The interrupt pin should be held low until the device has timed out and begun executing. The user should not attempt to enter (or re-enter) the power-down mode for a minimum of 4 us until after one of the following conditions has occured: Start of code execution(after any type of reset), or Exit from power-down mode.

Tel:086-755-82948412

The following example C program demostrates that power-down mode be woken-up by external interrupt.

```
/* --- STC MCU International Limited ----*/
/* --- STC 1T Series MCU wake up Power-Down mode Demo -----*/
/* --- Mobile: (86)13922805190 -----*/
/* --- Fax: 86-755-82944243 -----*/
/* --- Tel: 86-755-82948412 -----*/
/* --- Web: www.STCMCU.com -----*/
/* If you want to use the program or the program referenced in the */
/* article, please specify in which data and procedures from STC */
/*_____*/
#include <reg51.h>
#include <intrins.h>
sbit
       Begin LED = P1^2;
                                              //Begin-LED indicator indicates system start-up
unsigned char
               Is Power Down = 0;
                                               //Set this bit before go into Power-down mode
sbit
       Is Power Down LED INTO
                                       = P1^7; //Power-Down wake-up LED indicator on INT0
       Not Power Down LED INTO
                                       = P1^6; //Not Power-Down wake-up LED indicator on INT0
sbit
       Is Power Down LED INT1
                                       = P1^5; //Power-Down wake-up LED indicator on INT1
sbit
       Not Power Down LED INT1
                                       = P1^4; //Not Power-Down wake-up LED indicator on INT1
sbit
        Power Down Wakeup Pin INT0
                                       = P3^2; //Power-Down wake-up pin on INT0
sbit
        Power Down Wakeup Pin INT1
                                       = P3^3; //Power-Down wake-up pin on INT1
shit
       Normal Work Flashing LED
                                       = P1^3; //Normal work LED indicator
sbit
void Normal Work Flashing (void);
void INT System init (void);
void INTO Routine (void);
void INT1 Routine (void);
```

Tel:86-755-82948412

www.STCMCU.com

```
void main (void)
         unsigned char
                            i = 0:
         unsigned char
                            wakeup counter = 0;
                                               //clear interrupt wakeup counter variable wakeup counter
         Begin LED = 0;
                                               //system start-up LED
         INT System init ();
                                               //Interrupt system initialization
         while(1)
                  P2 = wakeup counter;
                  wakeup counter++;
                   for(j=0; j<2; j++)
                   {
                            Normal Work Flashing(); //System normal work
                  Is Power Down = 1;
                                                        //Set this bit before go into Power-down mode
                  PCON = 0x02;
                                               //after this instruction, MCU will be in power-down mode
                                               //external clock stop
                  nop ();
                  nop ();
                                     MCU
                  _nop_();
                   _nop_( );
void INT System init (void)
                  =0:
         IT0
                                               /* External interrupt 0, low electrical level triggered */
//
         IT0
                  = 1:
                                               /* External interrupt 0, negative edge triggered */
         EX0
                  = 1:
                                               /* Enable external interrupt 0
         IT1
                  = 0:
                                               /* External interrupt 1. low electrical level triggered */
                                               /* External interrupt 1, negative edge triggered */
//
         IT1
                  = 1:
         EX1
                                               /* Enable external interrupt 1
                  = 1;
                                               /* Set Global Enable bit
         EA
                  = 1:
void INTO Routine (void) interrupt 0
         if (Is Power Down)
                  //Is Power Down == 1;
                                               /* Power-Down wakeup on INTO */
                  Is Power Down = 0;
                  Is Power Down LED INT0 = 0;
                                     /*open external interrupt 0 Power-Down wake-up LED indicator */
                  while (Power Down Wakeup Pin INT0 == 0)
                            /* wait higher */
                  Is Power Down LED INT0 = 1;
                                     /* close external interrupt 0 Power-Down wake-up LED indicator */
```

Tel:086-755-82948412

www.STCMCU.com

```
else
         {
                 Not Power Down LED INT0 = 0;
                                                   /* open external interrupt 0 normal work LED */
                 while (Power Down Wakeup Pin INT0 ==0)
                          /* wait higher */
                 Not Power Down LED INT0 = 1; /* close external interrupt 0 normal work LED */
void INT1 Routine (void) interrupt 2
        if (Is Power Down)
                                            /* Power-Down wakeup on INT
                 //Is Power Down == 1;
                 Is Power Down = 0;
                 Is Power Down LED INT1=0;
                                   /*open external interrupt 1 Power-Down wake-up LED indicator */
                 while (Power Down Wakeup Pin INT1 == 0)
                          /* wait higher */
                 Is Power Down LED INT1 = 1;
                                   /* close external interrupt 1 Power-Down wake-up LED indicator */
        else
                 Not Power Down LED INT1 = 0; /* open external interrupt 1 normal work LED */
                 while (Power Down Wakeup Pin INT1 ==0)
                          /* wait higher */
                 Not Power Down LED INT1 = 1; /* close external interrupt 1 normal work LED */
void delay (void)
        unsigned int
                          j = 0x00;
         unsigned int
                          k = 0x00;
         for (k=0; k<2; ++k)
                 for (j=0; j \le 30000; ++j)
                           nop ();
                          _nop_( );
                           nop ();
                          _nop_( );
```

The following program also demostrates that power-down mode or idle mode be woken-up by external interrupt, but is written in assembly language rather than C language.

```
;Wake Up Idle and Wake Up Power Down
                 ORG
                          0000H
                 AJMP
                          MAIN
                 ORG
                          0003H
int0 interrupt:
                  CLR
                          P1.7
                                                      open P1.7 LED indicator
                  ACALL delay
                                                      ;delay in order to observe
                 CLR
                                                      clear global enable bit, stop all interrupts
                          EA
                 RETI
                 ORG
                          0013H
int1 interrupt:
                          P1.6
                 CLR
                                                      open P1.6 LED indicator
                 ACALL delay
                                                      ::delay in order to observe
                 CLR
                          EA
                                                      ;clear global enable bit, stop all interrupts
                 RETI
                 ORG
                          0100H
delay:
                 CLR
                          A
                 MOV
                          R0.
                                   Α
                 MOV
                          R1,
                                    A
                 MOV
                          R2.
                                   #02
delay loop:
                 DJNZ
                          R0,
                                    delay loop
                 DJNZ
                          R1,
                                    delay loop
                 DJNZ
                          R2,
                                    delay loop
                 RET
```

www.STCMCU.co	m M	lobile:(86)	13922805190	Tel:086-755-82948412	Fax:86-755-82944243
main:					
	MOV	R3,	#0	;P1 LED increment mode cl ;start to run program	nanged
main_loop:				,	
_ 1	MOV	A,	R3		
	CPL	A			
	MOV	P1,	A		
	ACALL	delay			
	INC	R3			
	MOV	A,	R3		
	SUBB	A,	#18H		
	JC	main lo	op		
	MOV	P1,	#0FFH	;close all LED, MCU go int	o power-down mode
	CLR	IT0		;low electrical level trigger	external interrupt 0
	SETB	IT0		;negative edge trigger extern	nal interrupt 0
	SETB	EX0		;enable external interrupt 0	
	CLR	IT1		;low electrical level trigger	external interrupt 1
•	SETB	IT1		;negative edge trigger exter	nal interrupt 1
	SETB	EX1		;enable external interrupt 1	
	SETB	EA	-1	;set the global enable	
				;if don't so, power-down mo	ode cannot be wake up
;MCU will go into	idle mode	e or power	-down mode after th	ne following instructions	
	MOV	PCON,	#0000010B	;Set PD bit, power-down me	ode $(PD = PCON.1)$
• •	NOP				
,	NOP				
,	NOP				
;	MOV	PCON,	#0000001B	;Set IDL bit, idle mode (IDI	L = PCON.0
	MOV	P1,	#0DFH	;1101,1111	
	NOP				
	NOP				
	NOP				
WAIT1:					
	SJMP END	WAIT1		;dynamically stop	

Dedicated Timer for power-down wake-up:

When the STC11xx series MCU entering the power-down mode, in addition to being able to use an external interrupt wake up, you can also use the internal dedicated power-down wake-up timer to wake-up CPU (STC10xx series MCU have no such function). Related SFRs (special features registers) are defined as follow.

WKTCL (Address: AAH, Reset Value: 0000 0000B)

`		-		,			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
T7	T6	T5	T4	T3	T2	T1	T0

WKTCH (Address: ABH, Reset Value: 0xxx 0000B)

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
WKTEN	-	-	-	T11	T10	T9	T8

WKTCH[3:0] and WKTCL[7:0] combined into 12-bit count (Max 4095)

WKTEN is PowerDown Wakeup Timer enable bit, set WKTEN to "1" to enable timer and "0" to disable. When enable the dedicated timer, it did not start running until the MCU enter Power-down mode, the timer will start counting from "0". When the count value and the set value is equal to start the system oscillator automatically. MCU will wait for 32768 / 16384 / 8192 / 4096 (setting by ISP programmer) clock cycles, the oscillator has reached steady state, then MCU will clock to CPU, CPU will start from where the last power-down procedures to implement the back code. Internal timer clock cycle is about 560us (not very accurate).

```
For example, if initial \{WKTCH[3:0], WKTCL[7:0]\} to 10, then the timing is 560us * 10 = 5.6ms,
else if initial {WKTCH[3:0], WKTCL[7:0]} to 4095, then the timing is 560us * 4095 \approx 2.3s
\{WKTCH[3:0], WKTCL[7:0]\} = 1
                                    560us (Min)
\{WKTCH[3:0], WKTCL[7:0]\} = 10
                                    5.6ms
\{WKTCH[3:0], WKTCL[7:0]\} = 100 56ms
\{WKTCH[3:0], WKTCL[7:0]\} = 1000 560 \text{ms}
                                                             imited
\{WKTCH[3:0], WKTCL[7:0]\} = 4095 \ 2.3s (Max)
```

2.3 RESET Control

In STC11/10Fxx series, there are 5 sources to generate internal reset. They are RESET (P4.7 or P3.6) pin, Onchip power-on-reset, Watch-Dog-Timer, software reset, and On-chip MAX810 POR timing delay.

2.3.1 Reset pin

The RST/P4.7(or P3.6) pin, which is the input to Schmitt Trigger, if configured as RESET pin function(default), is input pin for chip reset. A level change of RESET pin have to keep at least 24 cycles plus 10us in order for CPU internal sampling use. When this signal is brought high for at least two machine cycles plus 10 us, the internal registers are loaded with appropriate values for an orderly system start-up. For normal operation, RST is low.

2.3.2 Power-On Reset (POR)

When VCC drops below the detection threshold of POR circuit, all of the logic circuits are reset.

When VCC goes back up again, an internal reset is released automatically after a delay of 32768 clocks. The nominal POR detection threshold is around 1.9V for 3V device and 3.3V for 5V device.

The Power-On flag, POF/PCON.4, is set by hardware to denote the VCC power has ever been less than the POR voltage. And, it helps users to check if the start of running of the CPU is from power-on or from hardware reset (RST-pin reset), software reset or Watchdog Timer reset. The POF bit should be cleared by software.

PCON register (Power Control Register)

								LSB
bit	В7	В6	В5	B4	В3	B2	В1	В0
name	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL


LVDF : Low-Voltage Flag. Once low voltage condition is detected (VCC power is lower than LVD

voltage), it is set by hardware (and should be cleared by software).

POF : Power-On flag. It is set by power-off-on action and can only cleared by software.

2.3.3 Watch-Dog-Timer

The watch dog timer in STC11/10Fxx series MCU consists of an 8-bit pre-scaler timer and an 15-bit timer. The timer is one-time enabled by setting EN_WDT(WDT_CONTR.5). Clearing EN_WDT can stop WDT counting. When the WDT is enabled, software should always reset the timer by writing 1 to CLR_WDT bit before the WDT overflows. If STC11/10Fxx series MCU is out of control by any disturbance, that means the CPU can not run the software normally, then WDT may miss the "writting 1 to CLR_WDT" and overflow will come. An overflow of Watch-Dog-Timer will generate a internal reset.



WDT CONTR: Watch-Dog-Timer Control Register

LSB

bit	В7	В6	В5	В4	В3	B2	B1	В0
name	WDT_FLAG	-	EN_WDT	CLR_WDT	IDLE_WDT	PS2	PS1	PS0

WDT FLAG: WDT reset flag.

0 : This bit should be cleared by software.

1 : When WDT overflows, this bit is set by hardware to indicate a WDT reset happened.

EN WDT: Enable WDT bit. When set, WDT is started.

CLR WDT: WDT clear bit. When set, WDT will recount. Hardware will automatically clear this bit.

IDLE_WDT : WDT IDLE mode bit. When set, WDT is enabled in IDLE mode. When clear, WDT is disabled in IDLE.

PS2, PS1, PS0: WDT Pre-scale value set bit.

Pre-scale value of Watchdog timer is shown as the bellowed table:

PS2	PS1	PS0	Pre-scale	WDT overflow Time @20MHz		
0	0	0	2	39.3 mS		
0	0	1	4	78.6 mS		
0	1	0	8	157.3 mS		
0	1	1	16	314.6 mS		
1	0	0	32	629.1 mS		
1	0	1	64	1.25 S		
1	1	0	128	2.5 S		
1	1	1	256	5 S		

The WDT overflow time is determined by the following equation:

WDT overflow time = $(12 \times \text{Pre-scale} \times 32768) / \text{SYSclk}$

The SYSclk is 20MHz in the table above.

www.STCMCU.com

If SYSclk is 12MHz, The WDT overflow time is:

WDT overflow time = (12 × Pre-scale × 32768) / 12000000 = Pre-scale × 393216 / 12000000

WDT overflow time is shown as the bellowed table when SYSclk is 12MHz:

PS2	PS1	PS0	Pre-scale	WDT overflow Time @12MHz
0	0	0	2	65.5 mS
0	0	1	4	131.0 mS
0	1	0	8	262.1 mS
0	1	1	16	/524.2 mS
1	0	0	32	1.0485 S
1	0	1	64	2.0971 S
1	1	0	128	4.1943 S
1	1	1	256	8.3886 S

WDT overflow time is shown as the bellowed table when SYSclk is 11.0592MHz:

PS2	PS1	PS0	Pre-scale	WDT overflow Time @11.0592MHz		
0	0	0	2	71.1 mS		
0	0	1	4	142.2 mS		
0	1	0	8	284.4 mS		
0	1	1	16	568.8 mS		
1	0	0	32	1.1377 S		
1	0	1	64	2.2755 S		
1	1	0	128	4.5511 S		
1	1	1	256	9.1022 S		

The following example is a assembly language program that demostrates STC 1T Series MCU WDT.

```
;/*----*/
;/* --- STC MCU International Limited ------*/
;/* --- STC 1T Series MCU WDT Demo ----*/
;/* --- Mobile: (86)13922805190 -----*/
;/* --- Fax: 86-755-82944243 ------*/
;/* --- Tel: 86-755-82948412 ------*/
;/* --- Web: www.STCMCU.com -----*/
;/* If you want to use the program or the program referenced in the */
;/* article, please specify in which data and procedures from STC */
```

www.STCMCU.com	m N	Mobile:(86)13922805	190	Tel:086-75	5-82948412	Fax:86-755-82944243
;/*					•		
; WDT overflow ti	lme = (12)			s) / S Y SCI			
WDT_CONTR		EQU	0C1H		;WDT addr		D1 5
WDT_TIME_LEI)	EQU	P1.5	DT d		flow time LED	
WDT FLAC LEI	D	EOH		DI overfic	ow time may t	be measured by	the LED light time
WDT_FLAG_LEI	D	EQU	P1.7		MADA	a .a.	LED' 1' . DI A
Last WDT Time	LED C	4	FOLI	0011	;wD1 over	now reset mag	LED indicator on P1.7
Last_WDT_Time_	_LED_Sta		EQU	00H	. 1	WDT	Constending to the same
WDT	4 0770			to save the	e last stauts of	WD1 overflow	v time LED indicator
;WDT reset time,				***	TDT D 1	1 : 22 1	TDT
;Pre_scale_Word	EQU	0011110		-			DT overflow time=0.68S
;Pre_scale_Word	EQU	0011110		-			DT overflow time=1.36S
;Pre_scale_Word	EQU	0011111		-		AL	WDT overflow time=2.72S
;Pre_scale_Word	EQU	0011111	11 B	open W	/DT, Pre-scale	value is 256, V	WDT overflow time=5.44S
	ORG	0000H			1.1		
	AJMP	MAIN		-17			
	ORG	0100H	. (
MAIN:							
	MOV	Α,	WDT_C		;d	etection if WD	T reset
	ANL	Α,	#100000	000B			
	JNZ	WDT_I					
		_				DT reset subro	
		_				-	content of RAM is random
	SETB	_	DT_Time_			ower-On reset	
	CLR	_	TIME_LEI				T overflow time LED
	MOV	WDT_0	CONTR,	#Pre_sc	ale_Word	;open V	WDT
WAIT1:							
	SJMP	WAIT1				overflow reset	
	CONTR.7	=1, WDT	reset, hot	strart-up,	the content of	RAM is consta	ant and just like before reset
WDT_Reset:							
	CLR	WDT_I	FLAG_LE				
					-	T overflow res	et flag LED indicator
	JB		DT_Time			ower_Off_WD	
			orrespondi			corresponding	LED indicator
		T_TIME_	_LED acco	ording to the		of WDT overflo	w time LED indicator
	CLR		TIME_LEI			DT overflow t	ime LED indicator
	CPL	Last_W	DT_Time			of WDT overf	low time LED indicator
				,10 10130	and last status	01 11 10 1 0 1 0 1	iow time LLD indicator

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

WAIT2:

SJMP WAIT2 ;wait WDT overflow reset

Power Off WDT TIME LED:

SETB WDT TIME LED ;close the WDT overflow time LED indicator

CPL Last WDT Time LED Status

;reverse the last status of WDT overflow time LED indicator

WAIT3:

SJMP WAIT3 ;wait WDT overflow reset

END

2.3.4 Software RESET

Writing an "1" to SWRST bit in IAP CONTR register will generate a internal reset.

IAP CONTR: ISP/IAP Control Register

bit	В7	В6	В5	В4	В3	B2	B1	В0
name	IAPEN	SWBS	SWRST	CMD_FAIL	- 1	WT2	WT1	WT0

IAPEN: ISP/IAP operation enable.

0: Global disable all ISP/IAP program/erase/read function.

1 : Enable ISP/IAP program/erase/read function.

SWBS: software boot selection control.

0: Boot from main-memory after reset.

1: Boot from ISP memory after reset.

SWRST: software reset trigger control.

0: No operation

1: Generate software system reset. It will be cleared by hardware automatically.

CMD FAIL: Command Fail indication for ISP/IAP operation.

0: The last ISP/IAP command has finished successfully.

1: The last ISP/IAP command fails. It could be caused since the access of flash memory was inhibited.

2.3.5 MAX810 power-on-reset delay

There is another on-chip POR delay circuit is integrated on STC11/10Fxx. This circuit is MAX810—sepcial reset circuit and is controlled by configuring flash Option Register. Very long POR delay time – around 200ms will be generated by this circuit once it is enabled.

Warm boot and Cold boot reset

Reset type	Reset source	Result
Warm boot	WatchDog	System will reset to AP address 0000H and begin running user application program
	Reset Pin	
	20H → IAP CONTR	
	60H → IAP_CONTR	System will reset to ISP address 0000H and
Cold boot	Power-on	begin running ISP monitor program, if not detected legitimate ISP command, system will software reset to the user program area automatically.

Chapter 3 Memory Organization

The STC11F/10Fxx series MCU has separate address space for Program Memory and Data Memory. The logical separation of program and data memory allows the data memory to be accessed by 8-bit addresses, which can be quickly stored and manipulated by the 8-bit CPU.

Program memory (ROM) can only be read, not written to. In the STC11F/10Fxx series, all the program memory are on-chip Flash memory, and without the capability of accessing external program memory because of no External Access Enable (/EA) and Program Store Enable (/PSEN) signals designed.


Data memory occupies a separate address space from program memory. In the STC11F/10Fxx series, there are 256 bytes of internal scratch-pad RAM and 1024 bytes of on-chip expanded RAM(XRAM).

3.1 Program Memory

Program memory is the memory which stores the program codes for the CPU to execute. There is 1/2/3/4/5/6/8/1 0/12/14/16/20/32/40/48/52/56/62K-bytes of flash memory embedded for program and data storage in the STC11/ 10Fxx series MCU. The design allows users to configure it as like there are three individual partition banks inside. They are called AP(application program) region, IAP(In-Application-Program) region and ISP(In-System-Program) boot region. AP region is the space that user program is resided. IAP(In-Application-Program) region is the nonvolatile data storage space that may be used to save important parameters by AP program. In other words, the IAP capability of STC11/10Fxx series provide the user to read/write the user-defined on-chip data flash region to save the needing in use of external EEPROM device. ISP boot region is the space that allows a specific program we calls "ISP program" is resided. Inside the ISP region, the user can also enable read/write access to a small memory space to store parameters for specific purposes. Generally, the purpose of ISP program is to fulfill AP program upgrade without the need to remove the device from system. STC11/10Fxx series hardware catches the configuration information since power-up duration and performs out-of-space hardware-protection depending on pre-determined criteria. The criteria is AP region can be accessed by ISP program only, IAP region can be accessed by ISP program and AP program, and ISP region is prohibited access from AP program and ISP program itself. But if the "ISP data flash is enabled", ISP program can read/write this space. When wrong settings on ISP-IAP SFRs are done, The "out-of-space" happens and STC11/10Fxx series follow the criteria above, ignore the trigger command.

After reset, the CPU begins execution from the location 0000H of Program Memory, where should be the starting of the user's application code. To service the interrupts, the interrupt service locations (called interrupt vectors) should be located in the program memory. Each interrupt is assigned a fixed location in the program memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose program memory.

The interrupt service locations are spaced at an interval of 8 bytes: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use.



3.2 Data Memory

3.2.1 On-chip Scratch-Pad RAM

Just the same as the conventional 8051 micro-controller, there are 256 bytes of SRAM data memory including 128 bytes of SFR space available on the STC11/10Fxx series. The lower 128 bytes of data memory may be accessed through both direct and indirect addressing. The upper 128 bytes of data memory and the 128 bytes of SFR space share the same address space. The upper 128 bytes of data memory may only be accessed using indirect addressing. The 128 bytes of SFR can only be accessed through direct addressing. The lower 32 bytes (00H~1FH) of data memory are grouped into 4 banks of 8 registers each. Program instructions call out these registers as R0 through R7. The RS0 and RS1 bits in PSW register(refer to section 3.2.4) select which register bank is in use. Instructions using register addressing will only access the currently specified bank. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing. The next 16 bytes (20H~2FH) above the register banks form a block of bit-addressable memory space. The 80C51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing while the Upper 128 can only be accessed by indirect addressing. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. Sixteen addresses in SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 0H or 8H.

3.2.2 Auxiliary RAM


There are 1024 bytes of additional data RAM available on STC11/10Fxx series. They may be accessed by the instructions MOVX @Ri or MOVX @DPTR. A control bit – EXTRAM located in AUXR.1 register(refer to section 2.3.4) is to control access of auxiliary RAM. When set, disable the access of auxiliary RAM. When clear (EXTRAM=0), this auxiliary RAM is the default target for the address range from 0x0000 to 0x03FF and can be indirectly accessed by move external instruction, "MOVX @Ri" and "MOVX @DPTR". If EXTRAM=0 and the target address is over 0x03FF, switches to access external RAM automatically. When EXTRAM=0, the content in DPH is ignored when the instruction MOVX @Ri is executed.

For KEIL-C51 compiler, to assign the variables to be located at Auxiliary RAM, the "pdata" or "xdata" definition should be used. After being compiled, the variables declared by "pdata" and "xdata" will become the memories accessed by "MOVX @Ri" and "MOVX @DPTR", respectively. Thus the STC11/10Fxx series MCU hardware can access them correctly.

3.2.3 External RAM

www.STCMCU.com

There is 64K-byte addressing space available for STC11/10Fxx series to access external data RAM. Just the same as the design in the conventional 8051, the port – P2, P0, ALE, P3.6(/WD) and P3.7(/RD) have alterative function for external data RAM access. In addition, a new register BUS_SPEED (address: 0xA1) is design to stretch the cycle time of MOVX instruction. In BUS_SPEED register, {ALES1 and ALES0} is to stretch the setup time and hold time with respect to ALE negative edge and {RW2, RW1, RW0} is to stretch the pulse width of /WR(P3.6) and /RD(P3.7). By using BUS_SPEED to change the instruction cycle time, STC11/10Fxx series can conformed to communicate with both of fast and slow peripheral devices without loss of communication efficiency.



3.2.4 Special Function Register for RAM

Some SFRs related to RAM are shown as follow.

For fast data movement, STC11/10Fxx series support two data pointers. They share the same SFR address and are switched by the register bit – DPS/AUXR1.0.

PSW register

bit	В7	В6	В5	В4	В3	B2	B1	В0
name	CY	AC	F0	RS1	RS0	OV	F1	P

CY: Carry flag.

AC: Auxilliary Carry Flag.(For BCD operations)
F0: Flag 0.(Available to the user for general purposes)

RS1: Register bank select control bit 1. RS0: Register bank select control bit 0.

OV: Overflow flag.

F1: Flag 1. User-defined flag.

P : Parity flag.

38 STC MCU Limited.

Fax:86-755-82944243

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

AUXR register

LSB

	bit	В7	В6	В5	В4	В3	B2	B1	В0
ſ	name	T0x12	T1x12	UART_M0x6	BRTR	-	BRTx12	EXTRAM	S1BRS

T0x12

0: The clock source of Timer 0 is SYSclk/12. 1 : The clock source of Timer 0 is SYSclk/1.

T1x12

0: The clock source of Timer 1 is SYSclk/12.

1 : The clock source of Timer 1 is SYSclk/1.

UART M0x6

0 : The baud-rate of UART in mode 0 is SYSclk/12. 1 : The baud-rate of UART in mode 0 is SYSclk/2.

BRTR

0: The baud-rate generator is incremented every 12 system clocks.

1: The baud-rate generator is incremented every system clocks.

XTRAM

0: On-chin and 1. 0 : The baud-rate generator of UART is stopped.

B3: resevered.

BRTx12

EXTRAM


: On-chip auxiliary RAM is enabled and located at the address 0x0000 to 0x03FF. For address over 0x03FF, off-chip external RAM becomes the target automatically.

: On-chip auxiliary RAM is always disabled. 1

S1BRS

: Timer 1 is used for the baud-rate generator. 0

: Timer 1 is released to use in other functions, and enhanced UART is used for the baud-rate generator.



AUXR1 register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	UART_P1	-	-	-	GF2	-	-	DPS

GF2: General Flag. It can be used by software.

DPS : DPTR registers select bit.0 : DPTR0 is selected(Default).

1 : The secondary DPTR(DPTR 1) is switched to use.

BUS SPEED register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	-	-	ALES1	ALES0		RWS2	RWS1	RWS0

{ALES1 and ALES0}:

00: The P0 address setup time and hold time to ALE negative edge is one clock cycle

01: The P0 address setup time and hold time to ALE negative edge is two clock cycles.

10: The P0 address setup time and hold time to ALE negative edge is three clock cycles. (default)

11: The P0 address setup time and hold time to ALE negative edge is four clock cycles.

$\{RWS2,RWS1,RWS0\}:$

000: The MOVX read/write pulse is 1 clock cycle.

001: The MOVX read/write pulse is 2 clock cycles.

010: The MOVX read/write pulse is 3 clock cycles.

011: The MOVX read/write pulse is 4 clock cycles. (default)

100: The MOVX read/write pulse is 5 clock cycles.


101: The MOVX read/write pulse is 6 clock cycles.

110: The MOVX read/write pulse is 7 clock cycles.


111: The MOVX read/write pulse is 8 clock cycles.

When the target is on-chip auxiliary RAM, the setting on BUS SPEED register is discarded by hardware.

Timing diagram for MOVX @DPTR, A without stretch




Timing diagram for MOVX A, @DPTR without stretch




Timing diagram for MOVX @DPTR, A with stretch {RWS2,RWS1,RWS0} = 3'b111

Mobile:(86)13922805190



Timing diagram for MOVX @DPTR, A with stretch {RWS2,RWS1,RWS0} = 3'b111 and $\{ALES1,ALES0\} == 2'b11$

The Trd is stretched by 7, so Twr = 8 clock cycles. TALES is stretched by 3, so TALES = 4 clock cycles and TALEH = 4 clock cycles.



Tel:086-755-82948412

```
An example program for internal expanded RAM demo:
```

www.STCMCU.com

```
·/*_____*/
;/* --- STC MCU International Limited -----*/
:/* --- STC 1T Series MCU internal expanded RAM Demo -----*/
;/* --- Mobile: (86)13922805190 -----*/
;/* --- Fax: 86-755-82944243 -----*/
;/* --- Tel: 86-755-82948412 -----*/
:/* --- Web: www.STCMCU.com -----*/
:/* If you want to use the program or the program referenced in the */
:/* article, please specify in which data and procedures from STC */
·/*____*/
#include<reg51.h>
#include<intrins.h>
                               /* use nop ( ) function */
                                               Limited
sfr
        AUXR = 0x8e:
sbit
        ERROM LED = P1^5:
sbit
        OK LED = P1^7;
void main()
        unsigned int array point = 0;
        /*Test-array: Test array one[128], Test array two[128] */
        unsigned char xdata Test array one[128] =
                0x00,
                        0x01
                                                0x04
                                                        0x05,
                                                                0x06,
                                                                        0x07,
                                0x02,
                                        0x03,
                0x08.
                        0x09.
                                                                        0x0f.
                                0x0a.
                                        0x0b.
                                                0x0c.
                                                        0x0d.
                                                                0x0e.
                0x10,
                                                                0x16,
                        0x11,
                                0x12,
                                        0x13,
                                                0x14,
                                                        0x15,
                                                                        0x17,
                0x18.
                        0x19.
                                                                        0x1f.
                                0x1a.
                                        0x1b.
                                                0x1c.
                                                        0x1d.
                                                                0x1e.
                0x20,
                        0x21,
                                                0x24,
                                                        0x25,
                                                                0x26,
                                                                        0x27,
                                0x22,
                                        0x23,
                0x28,
                        0x29,
                                0x2a
                                        0x2b,
                                                0x2c
                                                        0x2d
                                                                0x2e
                                                                        0x2f
                0x30,
                        0x31,
                                0x32,
                                        0x33,
                                                0x34,
                                                        0x35,
                                                                0x36,
                                                                        0x37,
                                                                        0x3f
                0x38,
                        0x39,
                                0x3a
                                        0x3b,
                                                0x3c,
                                                        0x3d
                                                                0x3e,
                0x40,
                        0x41.
                                0x42,
                                        0x43,
                                                0x44,
                                                        0x45,
                                                                0x46,
                                                                        0x47.
                        0x49,
                                                                0x4e,
                                                                        0x4f,
                0x48,
                                0x4a
                                        0x4b,
                                                0x4c,
                                                        0x4d
               0x50,
                        0x51,
                                0x52,
                                        0x53,
                                                0x54,
                                                        0x55,
                                                                0x56,
                                                                        0x57,
                0x58,
                        0x59,
                                0x5a,
                                        0x5b,
                                                0x5c,
                                                        0x5d
                                                                0x5e,
                                                                        0x5f
                0x60,
                        0x61,
                                0x62,
                                        0x63,
                                                0x64,
                                                        0x65,
                                                                0x66,
                                                                        0x67,
                0x68,
                        0x69,
                                0x6a,
                                        0x6b,
                                                0x6c,
                                                        0x6d,
                                                                0x6e,
                                                                        0x6f,
               0x70,
                        0x71,
                                0x72,
                                        0x73,
                                                0x74,
                                                        0x75,
                                                                0x76,
                                                                        0x77,
                0x78,
                        0x79,
                                0x7a,
                                        0x7b,
                                                0x7c,
                                                        0x7d
                                                                0x7e,
                                                                        0x7f
        };
```

```
unsigned char xdata Test array two[128] =
                                                                0x06,
        0x00,
                  0x01
                           0x02,
                                    0x03,
                                             0x04
                                                      0x05,
                                                                         0x07,
         0x08,
                  0x09,
                           0x0a
                                    0x0b,
                                             0x0c
                                                      0x0d
                                                                0x0e
                                                                         0x0f
        0x10,
                  0x11,
                           0x12,
                                    0x13,
                                             0x14,
                                                      0x15,
                                                                0x16,
                                                                         0x17,
         0x18,
                  0x19,
                           0x1a,
                                             0x1c,
                                                      0x1d,
                                                                0x1e,
                                                                         0x1f,
                                    0x1b,
        0x20,
                  0x21,
                           0x22,
                                    0x23,
                                             0x24,
                                                      0x25,
                                                                0x26,
                                                                         0x27,
        0x28,
                  0x29.
                           0x2a
                                    0x2b
                                             0x2c
                                                      0x2d
                                                                0x2e,
                                                                         0x2f
         0x30,
                  0x31,
                           0x32,
                                             0x34,
                                                      0x35,
                                                                0x36,
                                                                         0x37,
                                    0x33,
         0x38,
                  0x39.
                           0x3a
                                    0x3b
                                             0x3c,
                                                      0x3d
                                                                0x3e.
                                                                         0x3f
         0x40,
                  0x41,
                           0x42,
                                    0x43,
                                             0x44,
                                                      0x45,
                                                                0x46,
                                                                         0x47,
        0x48,
                  0x49,
                           0x4a,
                                    0x4b,
                                             0x4c,
                                                      0x4d
                                                                0x4e,
                                                                         0x4f,
                           0x52,
        0x50,
                  0x51,
                                    0x53,
                                             0x54,
                                                      0x55,
                                                                0x56,
                                                                         0x57,
        0x58,
                  0x59,
                           0x5a,
                                    0x5b,
                                             0x5c,
                                                      0x5d
                                                                0x5e,
                                                                         0x5f,
        0x60,
                  0x61,
                           0x62,
                                    0x63,
                                             0x64,
                                                      0x65,
                                                                0x66,
                                                                         0x67,
        0x68,
                  0x69,
                           0x6a,
                                    0x6b,
                                             0x6c,
                                                      0x6d,
                                                                0x6e,
                                                                         0x6f,
        0x70,
                  0x71,
                           0x72,
                                    0x73,
                                             0x74,
                                                      0x75,
                                                                0x76,
                                                                         0x77,
        0x78,
                  0x79,
                           0x7a,
                                    0x7b
                                             0x7c,
                                                       0x7d,
                                                                0x7e,
                                                                         0x7f
};
ERROR LED = 1;
OK LED = 1;
for (array point = 0; array point < 512; array point ++)
         if (Test array one[array point] != Test array two [array point])
                  ERROR LED = 0;
                  OK LED = 1:
                  break:
         else{
                  OK LED = 0;
                  ERROR LED = 1;
while (1);
```

Mobile:(86)13922805190

Chapter 4 Configurable I/O Ports

4.1 I/O Port Configurations

All port pins on STC11/10Fxx series may be independently configured to one of four modes: quasi-bidirectional (standard 8051 port output), push-pull output, input-only or open-drain output. All port pins default to quasi-bidirectional after reset. Each one has a Schmitt-triggered input for improved input noise rejection.

P4.5, and P4.7 are located at the pins-ALE, and RST of conventional 80C51. Pay attention that additional control bits on P4SW register are used to enable the I/O port functions of these pins. Prior to use them as I/O port, the users must set the corresponding bit to enable it.


4.1.1 Quasi-bidirectional I/O

Port pins in quasi-bidirectional output mode function similar to the standard 8051 port pins. A quasi-bidirectional port can be used as an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin outputs low, it is driven strongly and able to sink a large current. There are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port register for the pin contains a logic "1". This very weak pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the "weak" pull-up, is turned on when the port register for the pin contains a logic "1" and the pin itself is also at a logic "1" level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If this pin is pulled low by the external device, this weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to over-power the weak pull-up and pull the port pin below its input threshold voltage.


The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port register changes from a logic "0" to a logic "1". When this occurs, the strong pull-up turns on for two CPU clocks, quickly pulling the port pin high.



Quasi-bidirectional output

4.1.2 Push-pull Output


The push-pull output configuration has the same pull-down structure as both the open-drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port register conatins a logic "1". The push-pull mode may be used when more source current is needed from a port output. In addition, input path of the port pin in this configuration is also the same as quasi-bidirectional mode.



Push-pull output


4.1.3 Input-only Mode

The input-only configuration is a Schmitt-triggered input without any pull-up resistors on the pin.



4.1.4 Open-drain Output

The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port pin when the port register contains a logic "0". To use this configuration in application, a port pin must have an external pull-up, typically tied to VCC. The input path of the port pin in this configuration is the same as quasi-bidirection mode.



4.2 I/O Port Registers

All port pins on STC11/10Fxx series may be independently configured by software to one of four types on a bit-by-bit basis, as shown in next Table. Two mode registers for each port select the output mode for each port pin.

Table: Configuration of I/O port mode.

PxM1.n	PxM0.n	Port Mode					
0	0	Quasi-bidirectional (tranditional 805					
		MCU I/O port mode)					
0	1	Push-Pull output					
1	0	Input Only (High-impedance)					
1	1	Open-Drain Output					

where $x = 0 \sim 4$ (port number), and $y = 0 \sim 7$ (port pin).

P0 register

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

P0 register could be bit-addressable. And P0.7~P0.0 coulde be set/cleared by CPU.

P0M1 register

	bit	7	6	5	4	3	2	1	0
ĺ	name	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0

P0M0 register

bit	7	6	5	4	3	2	1	0
name	P0M0.7	P0M0.6	P0M0.5	P0M0.4	P0M0.3	P0M0.2	P0M0.1	P0M0.0

P1 register

bit	В7	В6	В5	В4	В3	B2	B1	В0
name	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

P1 register could be bit-addressable and set/cleared by CPU. And P1.7~P1.0 coulde be set/cleared by CPU.

P1M1 register

bit	7	6	5	4	3	2	1	0
name	P1M1.7	P1M1.6	P1M1.5	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0

P1M0 register

bit	7	6	5	4	3	2	1	0
name	P1M0.7	P1M0.6	P1M0.5	P1M0.4	P1M0.3	P1M0.2	P1M0.1	P1M0.0

P2 register

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0

 $P1\ register\ could\ be\ bit-addressable\ and\ set/cleared\ by\ CPU.\ And\ P1.7\sim P1.0\ coulde\ be\ set/cleared\ by\ CPU.$

P2M1 register

bit	7	6	5	4	3	2	1	0
name	P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P2M1.1	P2M1.0

P2M0 register

bit	7	6	5	4	3	2	1	0
name	P2M0.7	P2M0.6	P2M0.5	P2M0.4	P2M0.3	P2M0.2	P2M0.1	P2M0.0

P3 register

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0

 $P3\ register\ could\ be\ bit-addressable\ and\ set/cleared\ by\ CPU.\ And\ P3.7\sim P3.0\ coulde\ be\ set/cleared\ by\ CPU.$

P3M1 register

bit	7	6	5	4	3	2	1	0
name	P3M1.7	P3M1.6	P3M1.5	P3M1.4	P3M1.3	P3M1.2	P3M1.1	P3M1.0

P3M0 register

	bit	7	6	5	4	3	2	1	0
Ì	name	P3M0.7	P3M0.6	P3M0.5	P3M0.4	P3M0.3	P3M0.2	P3M0.1	P3M0.0

P4 register

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0

P4 register could be bit-addressable and set/cleared by CPU. And P4.7~P1.0 coulde be set/cleared by CPU. P4.5 is an alternated function on ALE pin.

P4M1 register

bit	7	6	5	4	3	2	1	0
name	P4M1.7	P4M1.6	P4M1.5	P4M1.4	P4M1.3	P4M1.2	P4M1.1	P4M1.0

P4M0 register

-									
	bit	7	6	5	4	3	2	1	0
	name	P4M0.7	P4M0.6	P4M0.5	P4M0.4	P4M0.3	P4M0.2	P4M0.1	P4M0.0

P4SW register

bit	В7	В6	В5	В4	В3	B2	B1	В0
name	1	NA_P4.6	ALE_P4.5	NA_P4.4	1	1	1	-

NA P4.6: Set this bit to enable P4.6. (Pin Location: Convention 80C51's EA).

0: the pin is always kept at weak-high state.

1: the pin functions as P4.6.

ALE P4.5 : Set this bit to switch ALE to become P4.5. (Pin Location : Convention 80C51's ALE)

0: the pin functions as ALE output for use in MOVX instruction only.

1: the pin functions as P4.5.

NA P4.4: Set this bit to enable P4.4. (Pin Location: Convention 80C51's PSEN)

0: the pin is always kept at weak-high state.

1: the pin functions as P4.4

4.3 I/O port application Notes

Traditional 8051 access I/O (signal transition or read status) timing is 12 clocks, STC11/10xx series MCU is 4 clocks. When you need to read an external signal, if internal output a rising edge signal, for the traditional 8051, this process is 12 clocks, you can read at once, but for STC11/10xx series MCU, this process is 4 clocks, when internal instructions is complete but external signal is not ready, so you must delay 1~2 nop operation.


When MCU is connected to a SPI or I2C or other open-drain peripherals circuit, you need add a 10K pull-up resistor.

Some IO port connected to a PNP transistor, but no pul-up resistor. The correct access method is IO port pull-up resistor and transistor base resistor should be consistent, or IO port is set to a strongly push-pull output mode.

Using IO port drive LED directly or matrix key scan, needs add a 470ohm to 1Kohm resistor to limit current.


4.4 I/O port application

4.4.1 Typical transistor control circuit



If I/O is configed as "weak" pull-up, you should add a external pull-up (3.3K~10K ohm). If no pull-up resistor R1, proposal to add a 15K ohm series resistor at least or config I/O as "push-pull" mode.

4.4.2 Typical diode control circuit



For weak pull-up / quasi-bidirectional I/O, use sink current drive LED, current limiting resistor as greater than 1K ohm, minimum not less than 470 ohm.




For push-pull / strong pull-up I/O, use drive current drive LED.

4.4.3 3V/5V hybrid system

When STC11/10xx series 5V MCU connect to 3V peripherals. To prevent the device can not afford to 5V voltage, the corresponding I / O is set to open drain mode, disconnect the internal pull-up resistor, the corresponding IO port add 10K ohm external pull-up resistor to the 3V device VCC, so high To 3V, low to 0V, which can proper functioning


Fax:86-755-82944243

When STC11/10xx series 3V MCU connect to 5V peripherals. To prevent the MCU can not afford to 5V voltage, if the corresponding IO port as input port, the port may be in an isolation diode in series, isolated high-voltage part, the external signal is higher than MCU operating voltage, the diode cut-off, IO I have been pulled high by the internal pull-up resistor; when the external signal is low, the diode conduction, IO port voltage is limited to 0.7V, it's low signal to MCU.



4.4.4 How to make IO port low after MCU reset


Traditional 8051 MCU power-on reset, the general IO port are weak pull-high output, while many practical applications require IO port remain low level after power-on reset, otherwise the system malfunction would be generated. For STC11/10xx series MCU, IO port can add a pull-down resistor (1K/2K/3K), so that when poweron reset, although a weak internal pull-up to make MCU output high, but because of the limited capacity of the internal pull-up, it can not pull-high the pad, so this IO port is low level after power-on reset. If the IO port need to drive high, you can set the IO model as the push-pull output mode, while the push-pull mode the drive current can be up to 20mA, so it can drive this IO high.



4.4.5 I/O drive LED application circuit

50

Fax:86-755-82944243



How to light on the LCD pixels:

www.STCMCU.com


When the pixels corresponding COM-side and SEG-side voltage difference is greater than 1/2VCC, this pixel is lit, otherwise off

Contrl SEG-side (Segment):

I/O direct drive Segment lines, control Segment output high-level (VCC) or low-level (0V).

Contrl COM-side (Common):

I/O port and two 100K dividing resistors jointly controlled Common line, when the IO output "0", the Common-line is low level (0V), when the IO push-pull output "1", the Common line is high level (VCC), when IO as high-impedance input, the Common line is 1/2VCC.



Chapter 5 Instruction System

5.1 Special Function Registers

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
0F8H									0FFH
0F0H	В								0F7H
0E8H	0000,0000								0EFH
OLOH									OLITI
0E0H	ACC								0E7H
	0000,0000								
0D8H							1		0DFH
0D0H	PSW								0D7H
	0000,0000								
0C8H						11			0CFH
0C0H	P4		_	IAP_ADDRH	_	IAP_CMD	IAP_TRIG	IAP_CONTR	0C7H
	1111,1111	xx00,0000	1111,1111	0000,0000	0000,0000	xxxx,xx00	xxxx,xxxx	0000,0000	
0B8H	IP	SADEN		P4SW					0BFH
	x0x0,0000	0000,0000		x000,xxxx	/				
0B0H	Р3	P3M1	P3M0	P4M1	P4M0				0B7H
	1111,1111	0000,0000	0000,0000	0000,0000	0000,0000				
0A8H	IE	SADDR	WKTCL	WKTCH					0AFH
	0000,0000	0000,0000	0000,0000	0xxx,0000					
0A0H	P2	BUS_SPEED	AUXR1					Don't use	0A7H
	1111,1111	xx10,x011	xxxx,0xx0						
098H	SCON	SBUF			BRT				09FH
	0000,0000	xxxx,xxxx			0000,0000				
090H	P1	P1M1	P1M0	P0M1	P0M0	P2M1	P2M0	CLK_DIV	097H
	1111,1111	0000,0000	0000,0000	0000,0000	0000,0000	0000,0000	0000,0000	xxxx,x000	
088H	TCON	TMOD	TL0	TL1	TH0	TH1	AUXR	WAKE_CLKO	08FH
	0000,0000	0000,0000	0000,0000	0000,0000	0000,0000	0000,0000	0000,x000	x000,x000	
080H	P0	SP	DPL	DPH				PCON	087H
	1111,1111	0000,0111	0000,0000	0000,0000				0011,0000	
	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F	
	A								
					Non Bit Addı	essable			
ъ.	 	1.1.							
B	it Addressa	bie							

Symbol	Description	Address	Bit Address and Symbol MSB LSB	Value after Power-on or Reset
P0	Port 0	80H	P0.7 P0.6 P0.5 P0.4 P0.3 P0.2 P0.1 P0.0	1111 1111B
SP	Stack Pointer	81H		0000 0111B
DPL	Data Pointer Low	82H		0000 0000B
DPTR DPH	Data Pointer High	83H		0000 0000B
PCON	Power Control	87H	SMOD SMODO LVDF POF GF1 GF0 PD IDL	0011 0000B
TCON	Timer Control	88H	TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0	0000 0000B
TMOD	Timer Mode	89H	GATE C/T M1 M0 GATE C/T M1 M0	0000 0000B
TL0	Timer Low 0	8AH		0000 0000B
TL1	Timer Low 1	8BH		0000 0000B
TH0	Timer High 0	8CH	4	0000 0000B
TH1	Timer High 1	8DH		0000 0000B
AUXR	Auxiliary register	8EH	T0x12 T1x12 UART_M0x6 BRTR - BRTx12 EXTRAM S1BRS	0000 0000B
WAKE_CLKO	CLK_Output Power down Wake-up control register	8FH	- RXD_PIN_IE T1_PIN_IE T0_PIN_IE - BRTCLKO T1CLKO T0CLKO	0000 0000B
P1	Port 1	90H	P1.7 P1.6 P1.5 P1.4 P1.3 P1.2 P1.1 P1.0	1111 1111B
		7011		1111 11111
P1M1 I	P1 configuration 1	91H		0000 0000B
P1M0 I	P1 configuration 1	91H		0000 0000B
P1M0 I P0M1 I	P1 configuration 1 P1 configuration 0	91H 92H		0000 0000B 0000 0000B
P1M0 I P0M1 I P0M0 I	P1 configuration 1 P1 configuration 0 P0 configuration 1	91H 92H 93H		0000 0000B 0000 0000B 0000 0000B
P1M0 I P0M1 I P0M0 I P2M1 I	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 0	91H 92H 93H 94H		0000 0000B 0000 0000B 0000 0000B
P1M0 I P0M1 I P0M0 I P2M1 I	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 0 P2 configuration 1	91H 92H 93H 94H 95H	- - - - CLKS2 CLKS1 CLKS0	0000 0000B 0000 0000B 0000 0000B 0000 0000B
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 0 P2 configuration 1 P2 configuration 0	91H 92H 93H 94H 95H 96H		0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 0 P2 configuration 1 P2 configuration 0 Clock Divder	91H 92H 93H 94H 95H 96H 97h	- - - - CLKS2 CLKS1 CLKS0	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV SCON	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 0 P2 configuration 1 P2 configuration 0 Clock Divder Serial Control	91H 92H 93H 94H 95H 96H 97h 98H	- - - - CLKS2 CLKS1 CLKS0	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B 0000 0000B
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV SCON SBUF	P1 configuration 1 P1 configuration 0 P0 configuration 0 P0 configuration 0 P2 configuration 1 P2 configuration 0 Clock Divder Serial Control Serial Buffer dedicated Baud-	91H 92H 93H 94H 95H 96H 97h 98H 99H	- - - - CLKS2 CLKS1 CLKS0	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B 0000 0000B xxxx xxxxB
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV SCON SBUF BRT P2	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 0 P2 configuration 1 P2 configuration 0 Clock Divder Serial Control Serial Buffer dedicated Baud- Rate Timer	91H 92H 93H 94H 95H 96H 97h 98H 99H	- - - - - CLKS2 CLKS1 CLKS0 SM0/FE SM1 SM2 REN TB8 RB8 TI RI	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B 0000 0000B xxxx xxxxB
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV SCON SBUF BRT P2 BUS_SPEED I	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 1 P2 configuration 1 P2 configuration 0 Clock Divder Serial Control Serial Buffer dedicated Baud- Rate Timer Port 2	91H 92H 93H 94H 95H 96H 97h 98H 99H 9CH	- - - - - CLKS2 CLKS1 CLKS0 SM0/FE SM1 SM2 REN TB8 RB8 TI RI RI P2.7 P2.6 P2.5 P2.4 P2.3 P2.2 P2.1 P2.0	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B 0000 0000B xxxx xxxxB 0000 0000B
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV SCON SBUF BRT P2 BUS_SPEED I	P1 configuration 1 P1 configuration 0 P0 configuration 1 P0 configuration 0 P2 configuration 1 P2 configuration 0 Clock Divder Serial Control Serial Buffer dedicated Baud- Rate Timer Port 2 Bus-Speed Control	91H 92H 93H 94H 95H 96H 97h 98H 99H 9CH A0H A1H	-	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B 0000 0000B xxxx xxxxB 0000 0000B 1111 1111B xx10 x011B
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV SCON SBUF BRT P2 BUS_SPEED I AUXR1 A	P1 configuration 1 P1 configuration 0 P0 configuration 0 P0 configuration 0 P2 configuration 1 P2 configuration 0 Clock Divder Serial Control Serial Buffer dedicated Baud- Rate Timer Port 2 Bus-Speed Control Auxiliary register1	91H 92H 93H 94H 95H 96H 97h 98H 99H 9CH A0H A1H A2H	P2.7 P2.6 P2.5 P2.4 P2.3 P2.2 P2.1 P2.0 - - ALES1 ALES0 - RWS2 RWS1 RWS0 UART_P1 - - GF2 - - DPS	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B 0000 0000B xxxx xxxxB 0000 0000B 1111 1111B xx10 x011B 0xxx 0xx0B
P1M0 I P0M1 I P0M0 I P2M1 I P2M0 I CLK_DIV SCON SBUF BRT P2 BUS_SPEED I AUXR1 A	P1 configuration 1 P1 configuration 0 P0 configuration 0 P2 configuration 1 P2 configuration 0 Clock Divder Serial Control Serial Buffer dedicated Baud- Rate Timer Port 2 Bus-Speed Control Auxiliary register1 Interrupt Enable	91H 92H 93H 94H 95H 96H 97h 98H 99H 9CH A0H A1H A2H A8H	P2.7 P2.6 P2.5 P2.4 P2.3 P2.2 P2.1 P2.0 - - ALES1 ALES0 - RWS2 RWS1 RWS0 UART_P1 - - GF2 - - DPS	0000 0000B 0000 0000B 0000 0000B 0000 0000B 0000 0000B xxxx x000B 0000 0000B xxxx xxxxB 0000 0000B 1111 1111B xx10 x011B 0xxx 0xx0B 0000 0000B

	0.00111	00)10/220		
Symbol	Description	Address	Bit Address and Symbol MSB LSB	Value after Power-on or Reset
P3M0	P3 configuration 0	В2Н		0000 0000B
P4M1	P4 configuration 1	ВЗН		0000 0000B
P4M0	P4 configuration 0	В4Н		0000 0000B
IP	Interrupt Priority Low	В8Н	PPCA PLVD PADC PS PT1 PX1 PT0 PX0	0000 0000B
SADEN	Slave Address Mask	В9Н		0000 0000B
P4SW	Port 4 switch	BBH	- NA_P4.6 ALE_P4.5 NA_P4.4	x000 xxxxB
P4	Port 4	С0Н	P4.7 P4.6 P4.5 P4.4 P4.3 P4.2 P4.1 P4.0	1111 1111B
WDT_CONTR	Watch-Dog-Timer Control Register	С1Н	WDT_FLAG - EN_WDT CLR_WDT IDLE_WDT PS2 PS1 PS0	xx00 0000B
IAP_DATA	ISP/IAP Flash Data Register	С2Н	:400	1111 1111B
IAP_ADDRH	ISP/IAP Flash Address High	СЗН	T imile	0000 0000B
IAP_ADDRL	ISP/IAP Flash Address Low	С4Н	at I	0000 0000B
IAP_CMD	ISP/IAP Flash Command Register	С5Н	MS1 MS0	xxxx x000B
IAP_TRIG	ISP/IAP Flash Command Trigger	С6Н		xxxx xxxxB
IAP_CONTR	ISP/IAP Control Register	С7Н	IAPEN SWBS SWRST CMD_FAIL - WT2 WT1 WT0	0000 x000B
PSW	Program Status Word	D0H	CY AC F0 RS1 RS0 OV F1 P	0000 0000B

Accumulator

В

B Register

F0H

www.STCMCU.com

ACC is the Accumulator register. The mnemonics for accumulator-specific instructions, however, refer to the accumulator simply as A.

 $0000\ 0000B$

B-Register

The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch pad register.

Stack Pointer

The Stack Pointer register is 8 bits wide. It is incremented before data is stored during PUSH and CALL executions. While the stack may reside anywhee in on-chip RAM, the Stack Pointer is initialized to 07H after a reset. This causes the stack to begin at location 08H.

Program Status Word(PSW)

The program status word(PSW) contains several status bits that reflect the current state of the CPU. The PSW, shown below, resides in the SFR space. It contains the Carry bit, the Auxiliary Carry(for BCD operation), the two register bank select bits, the Overflow flag, a Parity bit and two user-definable status flags.

The Carry bit, other than serving the function of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.

The bits RS0 and RS1 are used to select one of the four register banks shown in the previous page. A number of instructions refer to these RAM locations as R0 through R7.

The Parity bit reflects the number of 1s in the Accumulator. P=1 if the Accumulator contains an odd number of 1s and otherwise P=0.

PSW register

bit	7	6	5	4	3	2	1	0
name	CY	AC	F0	RS1	RS0	OV -	F1	P

CY: Carry flag.

AC: Auxilliary Carry Flag.(For BCD operations)

F0: Flag 0.(Available to the user for general purposes)

RS1: Register bank select control bit 1. RS0: Register bank select control bit 0.

OV: Overflow flag.

F1: Flag 1. User-defined flag.

P : Parity flag.

Data Pointer

The Data Pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address. It may be manipulated as a 16-bit register or as two independent 8-bit registers.

For fast data movement, STC11/10Fxx series support two data pointers (except STC11F01E, STC11F02E, STC11F03E, STC11F04E, STC11F05E and IAP11F06). They share the same SFR address and are switched by the register bit – DPS/AUXR1.0.

AUXR1 register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	UART_P1	-	-	-	GF2	-	-	DPS

GF2: General Flag. It can be used by software.

DPS : DPTR registers select bit.0 : DPTR0 is selected(Default).

1 : The secondary DPTR(DPTR 1) is switched to use.

www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

The following program is an assembly program that demostrates how the dual data pointer be used.

AUXR1 MOV		DATA AUXR1,	0A2H #0	;Define special function register AUXR1 ;DPS=0, select DPTR0
MOV MOV		DPTR, A,	#1FFH #55H	;Set DPTR0 for 1FFH
MOVX		@DPTR		;load the value 55H in the 1FFH unit
MOV MOV		DPTR, A,	#2FFH #0AAH	;Set DPTR0 for 2FFH
MOVX		@DPTR		;load the value 0AAH in the 2FFH unit
INC		AUXR1		;DPS=1, DPTR1 is selected
MOV		DPTR,	#1FFH	;Set DPTR1 for 1FFH
MOVX		A,	@DPTR	;Get the content of 1FFH unit
				;which is pointed by DPTR1,
				the content of Accumulator has changed for 55H
INC		AUXR1		;DPS=0, DPTR0 is selected
MOVX		A,	@DPTR <	Get the content of 2FFH unit
		,	a1	;which is pointed by DPTR0,
				the content of Accumulator has changed for 0AAH
INC		AUXR1	1/10	;DPS=1, DPTR1 is selected
MOVX		A,	@DPTR	Get the content of 1FFH unit
		,\		;which is pointed by DPTR1,
	di			the content of Accumulator has changed for 55H
INC	51	AUXR1		;DPS=0, DPTR0 is selected
MOVX	P	A,	@DPTR	Get the content of 2FFH unit
		7		;which is pointed by DPTR0,
				the content of Accumulator has changed for 0AAH

5.2 Addressing Modes

Addressing modes are an integral part of each computer's instruction set. They allow specifying the source or destination of data in different ways, depending on the programming situation. There eight modes available:

- · Register
- Direct
- Indirect
- Immediate
- · Relative
- Absolute
- Long
- Indexed

Direct Addressing(DIR)

In direct addressing the operand is specified by an 8-bit address field in the instruction. Only internal data RAM and SFRs can be direct addressed.

Indirect Addressing(IND)

In indirect addressing the instruction specified a register which contains the address of the operand. Both internal and external RAM can be indirectly addressed.

The address register for 8-bit addresses can be R0 or R1 of the selected bank, or the Stack Pointer. The address register for 16-bit addresses can only be the 16-bit data pointer register – DPTR.

Register Instruction(REG)

The register banks, containing registers R0 through R7, can be accessed by certain instructions which carry a 3-bit register specification within the opcode of the instruction. Instructions that access the registers this way are code efficient because this mode eliminates the need of an extra address byte. When such instruction is executed, one of the eight registers in the selected bank is accessed.

Register-Specific Instruction

Some instructions are specific to a certain register. For example, some instructions always operate on the accumulator or data pointer, etc. No address byte is needed for such instructions. The opcode itself does it.

Immediate Constant(IMM)

The value of a constant can follow the opcode in the program memory.

Index Addressing

Only program memory can be accessed with indexed addressing and it can only be read. This addressing mode is intended for reading look-up tables in program memory. A 16-bit base register(either DPTR or PC) points to the base of the table, and the accumulator is set up with the table entry number. Another type of indexed addressing is used in the conditional jump instruction.

In conditional jump, the destination address is computed as the sum of the base pointer and the accumulator

5.3 Instruction Set Summary

The STC MCU instructions are fully compatible with the standard 8051's, which are divided among five functional groups:

- Arithmetic
- Logical
- Data transfer
- · Boolean variable
- · Program branching

The following tables provides a quick reference chart showing all the 8051 instructions. Once you are familiar with the instruction set, this chart should prove a handy and quick source of reference.

Mn	iemonic	Description		Execution clocks of conventional 8051	Execution clocks of STC11/10Fxx series
ARITE	IMETIC O	PERATIONS		4	
ADD	A, Rn	Add register to Accumulator	1	12	2
ADD	A, direct	Add ditect byte to Accumulator	2	12	3
ADD	A, @Ri	Add indirect RAM to Accumulator	- 1	12	3
ADD	A, #data	Add immediate data to Accumulator	2	12	2
ADDC	A, Rn	Add register to Accumulator with Carry	1	12	2
ADDC	A, direct	Add direct byte to Accumulator with Carry	2	12	3
ADDC	A, @Ri	Add indirect RAM to Accumulator with Carry	1	12	3
ADDC	A, #data	Add immediate data to Acc with Carry	2	12	2
SUBB	A, Rn	Subtract Register from Acc wih borrow	1	12	2
SUBB	A, direct	Subtract direct byte from Acc with borrow	2	12	3
SUBB	A, @Ri	Subtract indirect RAM from ACC with borrow	1	12	3
SUBB	A, #data	Substract immediate data from ACC with borrow	2	12	2
INC	A	Increment Accumulator	1	12	2
INC	Rn	Increment register	1	12	3
INC	direct	Increment direct byte	2	12	4
INC	@Ri	Increment direct RAM	1	12	4
DEC	A	Decrement Accumulator	1	12	2
DEC	Rn	Decrement Register	1	12	3
DEC	direct	Decrement direct byte	2	12	4
DEC	@Ri	Decrement indirect RAM	1	12	4
INC	DPTR	Increment Data Pointer	1	24	1
MUL	AB	Multiply A & B	1	48	4
DIV	AB	Divde A by B	1	48	5
DA	A	Decimal Adjust Accumulator	1	12	4

N	Inemonic	Description	Byte	Execution clocks of conventional 8051	Execution clocks of STC11/10Fxx series				
LOGICAL OPERATIONS									
ANL	A, Rn	AND Register to Accumulator	1	12	2				
ANL	A, direct	AND direct btye to Accumulator	2	12	3				
ANL	A, @Ri	AND indirect RAM to Accumulator	1	12	3				
ANL	A, #data	AND immediate data to Accumulator	2	12	2				
ANL	direct, A	AND Accumulator to direct byte	2	12	4				
ANL	direct,#data	AND immediate data to direct byte	3	24	4				
ORL	A, Rn	OR register to Accumulator	1	12	2				
ORL	A,direct	OR direct byte to Accumulator	2	12	3				
ORL	A,@Ri	OR indirect RAM to Accumulator	1	12	3				
ORL	A, #data	OR immediate data to Accumulator	2	12	2				
ORL	direct, A	OR Accumulator to direct byte	2	120	4				
ORL	direct,#data	OR immediate data to direct byte	3	24	4				
XRL	A, Rn	Exclusive-OR register to Accumulator	1	12	2				
XRL	A, direct	Exclusive-OR direct byte to Accumulator	2	12	3				
XRL	A, @Ri	Exclusive-OR indirect RAM to Accumulator	1	12	3				
XRL	A, #data	Exclusive-OR immediate data to Accumulator	2	12	2				
XRL	direct, A	Exclusive-OR Accumulator to direct byte	2	12	4				
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	24	4				
CLR	A	Clear Accumulator	1	12	1				
CPL	A	Complement Accumulator	1	12	2				
RL	A	Rotate Accumulator Left	1	12	1				
RLC	A	Rotate Accumulator Left through the Carry	1	12	1				
RR	A	Rotate Accumulator Right	1	12	1				
RRC	A	Rotate Accumulator Right through the Carry	1	12	1				
SWAP	A	Swap nibbles within the Accumulator	1	12	1				

Mobile:(86)13922805190

N	Anemonic	Description	Byte	Execution clocks of conventional 8051	Execution clocks of STC11/10Fxx series
DATA 7	ΓRANSFER				
MOV	A, Rn	Move register to Accumulator	1	12	1
MOV	A, direct	Move direct byte to Accumulator	2	12	2
MOV	A,@Ri	Move indirect RAM to	1	12	2
MOV	A, #data	Move immediate data to Accumulator	2	12	2
MOV	Rn, A	Move Accumulator to register	1	12	2
MOV	Rn, direct	Move direct byte to register	2	24	4
MOV	Rn, #data	Move immediate data to register	2	12	2
MOV	direct, A	Move Accumulator to direct byte	2	12	3
MOV	direct, Rn	Move register to direct byte	2	24	3
MOV	direct,direct	Move direct byte to direct	3	24	4
MOV	direct, @Ri	Move indirect RAM to direct byte	2	24	4
MOV	direct,#data	Move immediate data to direct byte	3	24	3
MOV	@Ri, A	Move Accumulator to indirect RAM	1	12	3
MOV	@Ri, direct	Move direct byte to indirect RAM	2	24	4
MOV	@Ri, #data	Move immediate data to indirect RAM	2	12	3
MOV	DPTR,#data16	Move immdiate data to indirect RAM	2	12	3
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to Acc	1	24	4
MOVC	A, @A+PC	Move Code byte relative to PC to Acc	1	24	4
MOVX	A,@Ri	Move External RAM(16-bit addr) to Acc	1	24	4
MOVX	A,@DPTR	Move External RAM(16-bit addr) to Acc	1	24	3
MOVX	@Ri, A	Move Acc to External RAM(8-bit addr)	1	24	3
MOVX	@DPTR,A	Move Acc to External RAM (16-bit addr)	1	24	3
PUSH	direct	Push direct byte onto stack	2	24	4
POP	direct	POP direct byte from stack	2	24	3
XCH	A,Rn	Exchange register with Accumulator	1	12	3
XCH	A, direct	Exchange direct byte with Accumulator	2	12	4
XCH	A, @Ri	Exchange indirect RAM with Accumulator	1	12	4
XCHD	A, @Ri	Exchange low-order Digit indirect RAM with Acc	1	12	4

N	Inemonic	Description	Byte	Execution clocks of conventional 8051	Execution clocks of STC11/10Fxx series						
BOOLE	BOOLEAN VARIABLE MANIPULATION										
CLR	С	Clear Carry	1	12	1						
CLR	bit	Clear direct bit	2	12	4						
SETB	С	Set Carry	1	12	1						
SETB	bit	Set direct bit	2	12	4						
CPL	С	Complement Carry	1	12	1						
CPL	bit	Complement direct bit	2	12	4						
ANL	C, bit	AND direct bit to Carry	2	24	3						
ANL	C, /bit	AND complement of direct bit to Carry	2	24	3						
ORL	C, bit	OR direct bit to Carry	2	24	3						
ORL	C, /bit	OR complement of direct bit to Carry	2	24	3						
MOV	C, bit	Move direct bit to Carry	2	12	3						
MOV	bit, C	Move Carry to direct bit	2	24	4						
JC	rel	Jump if Carry is set	2	24	3						
JNC	rel	Jump if Carry not set	2	24	3						
JB	bit, rel	Jump if direct bit is set	3	24	4						
JNB	bit,rel	Jump if direct bit is not set	3	24	4						
JBC	bit, rel	Jump if direct bit is set & clear bit	3	24	5						
PROGR	AM BRANCHIN	G									
ACALL	addr11	Absolute Subroutine Call	2	24	6						
LCALL	addr16	Long Subroutine Call	3	24	6						
RET		Return from Subroutine	1	24	4						
RETI		Return from interrupt	1	24	4						
AJMP	addr11	Absolute Jump	2	24	3						
LJMP	addr16	Long Jump	3	24	4						
SJMP	rel	Short Jump (relative addr)	2	24	3						
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	24	3						
JZ	rel	Jump if Accumulator is Zero	2	24	3						
JNZ	rel	Jump if Accumulator is not Zero	2	24	3						
CJNE	A,direct,rel	Compare direct byte to Acc and jump if not equal	3	24	5						
CJNE	A,#data,rel	Compare immediate to Acc and Jump if not equal	3	24	4						
CJNE	Rn,#data,rel	Compare immediate to register and Jump if not equal	3	24	4						
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	24	5						
DJNZ	Rn, rel	Decrement register and jump if not Zero	2	24	4						
DJNZ	direct, rel	Decrement direct byte and Jump if not Zero	3	24	5						
NOP		No Operation	1	12	1						

www.STCMCU.com	Mobile:(86)13922805190	Tel:086-755-82948412	Fax:86-755-82944243
Instruction execution speed	d boost summary:		
24 times faster execution s	peed 1		
12 times faster execution s	peed 12		
9.6 times faster execution s	speed 1		
8 times faster execution sp	eed 20		
6 times faster execution sp	eed 39		
4.8 times faster execution s	speed 4		
4 times faster execution sp	eed 20		
3 times faster execution sp	eed 14		
24 times faster execution s	peed 1		

Based on the analysis of frequency of use order statistics, STC 1T series MCU instruction execution speed is faster than the traditional 8051 MCU $8 \sim 12$ times in the same working environment.

Instruction execution clock count:

1 clock instruction 12

2 clock instruction 20

3 clock instruction 38

4 clock instruction 34

5 clock instruction 5

6 clock instruction 2

on clock count:

12
20
38
34
5
2

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

5.4 Instruction Definitions

ACALL addr 11

Function: Absolute Call

Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction

increments the PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the Stack Pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC opcode bits 7-5,and the second byte of the instruction. The subroutine called must therefore start within the same 2K block of the program memory as the first

byte of the instruction following ACALL. No flags are affected.

Example: Initially SP equals 07H. The label "SUBRTN" is at program memory location 0345H. After

executingthe instruction,

ACALL SUBRTN

at location 0123H, SP will contain 09H, internal RAM locations 08H and 09H will contain

25H and 01H, respectively, and the PC will contain 0345H.

Bytes: 2 Cycles: 2

Encoding: a10 a9 a8 1 0 0 1 0 a7 a6 a5 a4 a3 a2 a1 a0

Operation: ACALL

 $(PC)\leftarrow (PC)+2$

 $(SP)\leftarrow (SP) + 1$

 $((sP)) \leftarrow (PC_{7-0})$ $(SP) \leftarrow (SP) + 1$

 $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{15-8})$

 $(PC_{10-0}) \leftarrow$ page address

ADD A, < src-bvte>

Function: Add

Description: ADD adds the byte variable indicated to the Accumulator, leaving the result in the

Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag

indicates an overflow occured.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct register-indirect, or

immediate.

Example: The Accumulator holds 0C3H(11000011B) and register 0 holds 0AAH (10101010B). The

instruction,

ADD A,R0

will leave 6DH (01101101B) in the Accumulator with the AC flag cleared and both the carry

flag and OV set to 1.

www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

ADD A,Rn

Bytes: Cycles:

Encoding: 0 0 1 0 1 r r r

Operation: ADD

 $(A)\leftarrow(A)+(Rn)$

ADD A, direct

Bytes: Cycles:

Encoding: 0 0 1 0 0 1 0 1 direct address

ADD **Operation:**

 $(A)\leftarrow(A)+(direct)$

ADD A,@Ri

Bytes: Cvcles:

Encoding:

Operation: ADD

 $(A)\leftarrow(A)+((Ri))$

ADD A,#data

Bytes:

Cycles:

Encoding:

0 1 0 0 1 0 0 immediate data

Operation: ADD

 $(A)\leftarrow(A) + \#data$

ADDC A, < src-byte>

Function: Add with Carry

ADDC simultaneously adds the byte variable indicated, the Carry flag and the Accumulator, **Description:**

> leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned

Limited

integers, the carry flag indicates an overflow occured.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or

Example:

The Accumulator holds 0C3H(11000011B) and register 0 holds 0AAH (10101010B) with the

Carry. The instruction, ADDC A,R0

will leave 6EH (01101101B) in the Accumulator with the AC flag cleared and both the carry

flag and OV set to 1.

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

ADDC A.Rn

Bytes: 1 **Cycles:** 1

Encoding: 0 0 1 1 1 r r r

Operation: ADDC

 $(A)\leftarrow(A)+(C)+(Rn)$

ADDC A, direct

Bytes: 2 Cycles: 1

Encoding: 0 0 1 1 0 1 0 1 direct address

Operation: ADDC

 $(A)\leftarrow(A)+(C)+(direct)$

ADDC A,@Ri

Bytes: 1
Cycles: 1

Encoding: 0 0 1 1 0 1 1 i

Operation: ADDC

 $(A)\leftarrow(A)+(C)+((Ri))$

ADDC A,#data

Bytes: 2

Cycles:

Encoding: 0 0 1 1 0 1 0 0 immediate data

Operation: ADDC

 $(A)\leftarrow(A)+(C)+\#data$

AJMP addr 11

Function: Absolute Jump

Description: AJMP transfers program execution to the indicated address, which is formed at run-time by

concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits 7-5, and the second byte of the instruction. The destination must therefore be within the same 2K block of program memory as the first byte of the instruction following AJMP.

Limited

Example: The label "JMPADR" is at program memory location 0123H. The instruction,

AJMP JMPADR

is at location 0345H and will load the PC with 0123H.

Bytes: 2 Cycles: 2

Encoding: a10 a9 a8 0 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0

Operation: AJMP

 $(PC)\leftarrow (PC)+2$ $(PC_{10-0})\leftarrow$ page address

ANL <dest-byte>, <src-byte>

Function: Logical-AND for byte variables

Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores

the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch not the input pins.

Example: If the Accumulator holds 0C3H(11000011B) and register 0 holds 55H (01010101B) then the

direct address

instruction,

ANL A.R0

will leave 41H (01000001B) in the Accumulator.

When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the Accumulator at run-time. The instruction.

ANL Pl, #01110011B

will clear bits 7, 3, and 2 of output port 1.

1 r r r

0 1 0 1

ANL A.Rn

Bytes:

Cycles:

Encoding:

0 1 0 1

Operation: ANL

(A)←(A) ∧ (Rn)

ANL A, direct

Bytes: 2

Cycles:

Encoding: 0 1 0 1

Operation: ANL

 $(A)\leftarrow(A) \land (direct)$

ANL A,@Ri

Bytes:

Cycles:

Encoding: 0 1 0 1 0 1 1 i

Operation: ANL

 $(A)\leftarrow(A) \land ((Ri))$

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243



Bytes: 2 Cycles: 1

Encoding: 0 1 0 1 0 1 0 0 immediate data

Operation: ANL

(A)←(A) / #data

ANL direct,A

Bytes: 2 Cycles: 1

Encoding: 0 1 0 1 0 0 1 0 direct address

Operation: ANL

 $(direct) \leftarrow (direct) \land (A)$

ANL direct,#data

Bytes: 3
Cycles: 2

Encoding: 0 1 0 1 0 0 1 1

direct address

immediate data

Limited

Operation: ANL

 $(direct) \leftarrow (direct) \land \#data$

ANL C, <src-bit>

Function: Logical-AND for bit variables

Description: If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise

leave the carry flag in its current state. A slash (" / ") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source

value, but the source bit itself is not affected. No other flsgs are affected.

Only direct addressing is allowed for the source operand.

Example: Set the carry flag if, and only if, P1.0 = 1, ACC. 7 = 1, and OV = 0:

MOV C, P1.0 ;LOAD CARRY WITH INPUT PIN STATE

ANL C, ACC.7 ;AND CARRY WITH ACCUM. BIT.7

ANL C,/OV ;AND WITH INVERSE OF OVERFLOW FLAG

ANL C,bit

Bytes: 2 Cycles: 2

Encoding: 1 0 0 0 0 0 1 0 bit address

Operation: ANL

 $(C) \leftarrow (C) \land (bit)$

ANL C. /bit

www.STCMCU.com

Bytes: 2 Cycles: 2

Encoding: 1 0 1 1 0 0 0 0 bit address

Operation: ADD

 $(C)\leftarrow(C) \wedge (\overline{bit})$

CJNE <dest-byte>, <src-byte>, rel

Function: Compare and Jump if Not Equal

Description: CJ

CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of <dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither operand is affected.

The first two operands allow four addressing mode combinations: the Accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

Example: The Accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence

```
CJNE R7,#60H, NOT-EQ; ; R7 = 60H.

NOT_EQ: JC REQ_LOW ; IF R7 < 60H.

; R7 > 60H.
```

sets the carry flag and branches to the instruction at label NOT-EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60H.

If the data being presented to Port 1 is also 34H, then the instruction,

WAIT: CJNE A.P1.WAIT

clears the carry flag and continues with the next instruction in sequence, since the Accumulator does equal the data read from P1. (If some other value was being input on Pl, the program will loop at this point until the P1 data changes to 34H.)

CJNE A, direct, rel

Bytes: 3 Cycles: 2

 Encoding:
 1 0 1 1 0 1 0 1
 direct address
 rel. address

Operation: $(PC) \leftarrow (PC) + 3$ IF (A) <> (direct)

THEN

 $(PC) \leftarrow (PC) + relative offset$

IF(A) < (direct)

THEN

 $(C) \leftarrow 1$

ELSE

 $(C) \leftarrow 0$

Fax:86-755-82944243

 $(PC) \leftarrow (PC) + 3$

IF (A) <> (data)

 $(PC) \leftarrow (PC) + relative offset$

0 1 0 1

IF (A) < (data)

 $(C) \leftarrow 1$

 $(C) \leftarrow 0$

CJNE Rn,#data,rel

Bytes: 3

Cycles:

Encoding:

1 0 1 1 1 r r r immediata data

imited rel. address

Operation: $(PC) \leftarrow (PC) + 3$

IF (Rn) <> (data)

THEN

 $(PC) \leftarrow (PC) + relative offset$

IF (Rn) < (data)

THEN

 $(C) \leftarrow 1$

ELSE

 $(C) \leftarrow 0$

CJNE @Ri,#data,rel

Bytes:

Cycles: 2

Encoding:

1 0 1 1 0 1 1 i

immediate data

rel. address

Operation: $(PC) \leftarrow (PC) + 3$

IF $((Ri)) \le (data)$

THEN

 $(PC) \leftarrow (PC) + relative offset$

IF ((Ri)) < (data)

THEN

 $(C) \leftarrow 1$

ELSE

 $(C) \leftarrow 0$

www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

CLR A

Function: Clear Accumulator

Description: The Aecunmlator is cleared (all bits set on zero). No flags are affected.

Example: The Accumulator contains 5CH (01011100B). The instruction,

CLR A

will leave the Accumulator set to 00H (00000000B).

Bytes: 1 Cycles: 1

Encoding: 1 1 1 0 0 1 0 0

Operation: CLR

 $(A)\leftarrow 0$

CLR bit

Function: Clear bit

Description: The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on

the carry flag or any directly addressable bit.

Example: Port 1 has previously been written with 5DH (01011101B). The instruction,

CLR P1.2

will leave the port set to 59H (01011001B).

CLR C

Bytes:

Cycles:

Encoding: 1 1 0 0 0 0 1 1

Operation: CLR

 $(C) \leftarrow 0$

CLR bit

Bytes: 2

Cycles:

Encoding: 1 1 0 0 0 0 1 0 bit address

Operation: CLR

 $(bit) \leftarrow 0$

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

CPL A

Function: Complement Accumulator

Description: Each bit of the Accumulator is logically complemented (one's complement). Bits which

previously contained a one are changed to a zero and vice-versa. No flags are affected.

Example: The Accumulator contains 5CH(01011100B). The instruction,

CPL A

will leave the Accumulator set to 0A3H (101000011B).

Bytes: 1 **Cycles:** 1

Encoding: 1 1 1 1 0 1 0 0

Operation: CPL

 $(A)\leftarrow (A)$

CPL bit

Function: Complement bit

Description: The bit variable specified is complemented. A bit which had been a one is changed to zero

and vice-versa. No other flags are affected. CLR can operate on the carry or any directly

addressable bit.

Note: When this instruction is used to modify an output pin, the value used as the original

data will be read from the output data latch, not the input pin.

Example: Port 1 has previously been written with 5DH (01011101B). The instruction,

CLR P1.1

CLR P1.2

will leave the port set to 59H (01011001B).

CPL C

Bytes:

Cycles:

Encoding: 1 0 1 1 0 0 1 1

Operation: CPL

 $(C) \leftarrow (C)$

CPL bit

Bytes: 2

Cycles: 1

Encoding: 1 0 1 1 0 0 1 0 bit address

Operation: CPL

 $(bit) \leftarrow (bit)$

DA A

Function:

Decimal-adjust Accumulator for Addition

Description:

DA A adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variables (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If Accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the Accumulator producing the proper BCD digit in the low-order nibble. This internal addition would set the carry flag if a carry-out of the low-order four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.

If the carry flag is now set or if the four high-order bits now exceed nine(1010xxxx-111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.

All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding 00H, 06H, 60H, or 66H to the Accumulator, depending on initial Accumulator and PSW conditions.

Note: DA A cannot simply convert a hexadecimal number in the Accumulator to BCD notation, nor does DA A apply to decimal subtraction.

Example:

The Accumulator holds the value 56H(01010110B) representing the packed BCD digits of the decimal number 56. Register 3 contains the value 67H (01100111B) representing the packed BCD digits of the decimal number 67. The carry flag is set. The instruction sequence.

ADDC A.R3 DA

will first perform a standard twos-complement binary addition, resulting in the value 0BEH (10111110) in the Accumulator. The carry and auxiliary carry flags will be cleared.

The Decimal Adjust instruction will then alter the Accumulator to the value 24H (00100100B), indicating the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56,67, and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01H or 99H. If the Accumulator initially holds 30H (representing the digits of 30 decimal), then the instruction sequence,

A,#99H ADD DA Α

will leave the carry set and 29H in the Accumulator, since 30+99=129. The low-order byte of the sum can be interpreted to mean 30 - 1 = 29.

Bytes: 1 Cycles: 1

Encoding: 1 1 0 1 0 1 0 0

Operation: DA

-contents of Accumulator are BCD IF $[[(A_{3-0}) > 9] \ V \ [(AC) = 1]]$ THEN $(A_{3-0}) \leftarrow (A_{3-0}) + 6$ AND IF $[[(A_{7-4}) > 9] \ V \ [(C) = 1]]$ THEN $(A_{7-4}) \leftarrow (A_{7-4}) + 6$

DEC byte

Function: Decrement

Description: The variable indicated is decremented by 1. An original value of 00H will underflow to

0FFH.

No flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: Register 0 contains 7FH (011111111B). Internal RAM locations 7EH and 7FH contain 00H

and 40H, respectively. The instruction sequence,

DEC @R0

DEC R0

DEC @R0

will leave register 0 set to 7EH and internal RAM locations 7EH and 7FH set to 0FFH and 3FH.

DEC A

Bytes: 1 Cycles: 1

Encoding: 0 0 0 1 0 1 0 0

Operation: DEC

(A)←(A) −1

DEC Rn

Bytes: 1
Cycles: 1

Encoding: 0 0 0 1 1 r r r

Operation: DEC

 $(Rn)\leftarrow (Rn) - 1$

DEC direct

Bytes: 2 Cycles: 1

Encoding: 0 0 0 1 0 1 0 1 direct address

Operation: DEC

(direct)←(direct) -1

DEC @Ri

Bytes: 1
Cycles: 1

Encoding: 0 0 0 1 0 1 1 i

Operation: DEC

 $((Ri))\leftarrow((Ri))-1$

DIV AB

Function: Divide

Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit

integer in register B. The Accumulator receives the integer part of the quotient; register B receives the integer remainder. The carry and OV flags will be cleared.

Exception: if B had originally contained 00H, the values returned in the Accumulator and B-register will be undefined and the overflow flag will be set. The carry flag is cleared in any

case.

Example: The Accumulator contains 251(OFBH or 11111011B) and B contains 18(12H or 00010010B).

The instruction,

DIV AB

will leave 13 in the Accumulator (0DH or 00001101B) and the value 17 (11H or 00010010B)

in B, since $251 = (13 \times 18) + 17$. Carry and OV will both be cleared.

Bytes:

Cycles: 4

Encoding: 1 0 0 0 0 1 0 0

Operation: DIV

 $^{(A)_{15-8}}_{(B)_{7-0}} \leftarrow (A)/(B)$

74 STC MCU Limited. website: www.STCMCU.com

DJNZ <byte>, <rel-addr>

Function: Decrement and Jump if Not Zero

Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00H will underflow to

oFFH. No flags are afected. The branch destination would be computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first but of the following instruction

to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: Internal RAM locations 40H, 50H, and 60H contain the values 01H, 70H, and 15H, respectively. The instruction sequence.

DJNZ 40H, LABEL_1 DJNZ 50H, LABEL_2 DJNZ 60H, LABEL 3

will cause a jump to the instruction at label LABEL 2 with the values 00H, 6FH, and 15H in the three RAM locations. The first jump was not taken because the result was zero.

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction The instruction sequence,

TOOOLE: MOV R2,#8
CPL P1.7
DJNZ R2, TOOGLE

will toggle P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse will last three machine cycles; two for DJNZ and one to alter the pin.

DJNZ Rn,rel

Bytes: 2 Cycles: 2

Encoding: 1 1 0 1 1 r r r r rel. address

Operation: DJNZ

 $(PC) \leftarrow (PC) + 2$ $(Rn) \leftarrow (Rn) - 1$ IF (Rn) > 0 or (Rn) < 0THEN

 $(PC) \leftarrow (PC) + rel$

DJNZ direct, rel

Bytes: 3 Cycles: 2

Encoding: 1 1 0 1 0 1 0 1 direct address rel. address

Operation: DJNZ

 $(PC) \leftarrow (PC) + 2$ (direct) \leftarrow (direct) - 1

IF (direct) > 0 or (direct) < 0

THEN

 $(PC) \leftarrow (PC) + rel$

INC <byte>

Function: Increment

Description: INC increments the indicated variable by 1. An original value of 0FFH will overflow to

00H.No flags are affected. Three addressing modes are allowed: register, direct, or register-

indirect.

Note: When this instruction is used to modify an output port, the value used as the original

port data will be read from the output data latch, not the input pins.

Example: Register 0 contains 7EH (011111110B). Internal RAM locations 7EH and 7FH contain 0FFH

and 40H, respectively. The instruction sequence,

INC @R0 INC R0

INC @R0

will leave register 0 set to 7FH and internal RAM locations 7EH and 7FH holding (respectively) 00H and 41H.

INC A

Bytes: 1
Cycles: 1

Encoding:

0 0 0 0 0 1 0 0

Operation: INC

 $(A) \leftarrow (A)+1$

INC Rn

Bytes:

Cycles:

Encoding: 0 0 0 0 1 r r r

Operation: INC

 $(Rn) \leftarrow (Rn)+1$

INC direct

Bytes: 2

Cycles: 1

Encoding: 0 0 0 0 0 1 0 1 direct address

Operation: INC

 $(direct) \leftarrow (direct) + 1$

INC @Ri

Bytes: Cycles:

Encoding: 0 0 0 0 0 1 1 i

INC **Operation:**

 $((Ri))\leftarrow((Ri))+1$

INC DPTR

Function: Increment Data Pointer

Description: Increment the 16-bit data pointer by 1. A 16-bit increment (modulo 2¹⁶) is performed; an

overflow of the low-order byte of the data pointer (DPL) from 0FFH to 00H will increment

the high-order-byte (DPH). No flags are affected.

This is the only 16-bit register which can be incremented.

Example: Register DPH and DPL contains 12H and 0FEH, respectively. The instruction sequence, Limite

INC DPTR INC DPTR INC DPTR

will change DPH and DPL to 13H and 01H.

Bytes: Cycles:

Encoding: 0 1 0 0 0

Operation: INC

 $(DPTR) \leftarrow (DPTR)+1$

JB bit, rel

> **Function:** Jump if Bit set

Description: If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next

> instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next

instruction. The bit tested is not modified. No flags are affected.

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56 (01010110B). The

> instruction sequence, JB P1.2, LABEL1

JB ACC.2, LABEL2

will cause program execution to branch to the instruction at label LABEL2.

Bytes: 3 **Cycles:** 2

Encoding: 0 0 1 0 0 0 0 0 bit address rel. address

Operation: JB

> $(PC) \leftarrow (PC) + 3$ IF (bit) = 1THEN

> > $(PC) \leftarrow (PC) + rel$

JBC bit, rel

Function: Jump if Bit is set and Clear bit

Description: If the indicated bit is one, branch to the address indicated; otherwise proceed with the next

instruction. The bit wili not be cleared if it is already a zero. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: When this instruction is used to test an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Example: The Accumulator holds 56H (01010110B). The instruction sequence,

JBC ACC.3, LABEL1 JBC ACC.2, LABEL2

will cause program execution to continue at the instruction identified by the label LABEL2, with the Accumulator modified to 52H (01010010B).

Bytes: 3 Cycles: 2

Encoding: 0 0 0 1 0 0 0 0

bit address rel. address

Operation: JBC

$$(PC) \leftarrow (PC) + 3$$
IF $(bit) = 1$
THEN

$$(bit) \leftarrow 0$$

 $(PC) \leftarrow (PC) + re$

JC rel

Function: Jump if Carry is set

Description: If the carry flag is set, branch to the address indicated; otherwise proceed with the next

instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. No flags are affected.

Example: The carry flag is cleared. The instruction sequence,

JC LABEL1

CPL C JC LABEL2s

will set the carry and cause program execution to continue at the instruction identified by the

label LABEL2. **Bytes:** 2

Cycles: 2

Encoding: 0 1 0 0 0 0 0 0 0 rel. address

Operation: JC

$$(PC) \leftarrow (PC) + 2$$

IF $(C) = 1$
THEN

 $(PC) \leftarrow (PC) + rel$

JMP @A+DPTR

Function: Jump indirect

Description: Add the eight-bit unsigned contents of the Accumulator with the sixteen-bit data pointer,

and load the resulting sum to the program counter. This will be the address for subsequent instruction fetches. Sixteen-bit addition is performed (modulo 2^{16}): a carry-out from the low-order eight bits propagates through the higher-order bits. Neither the Accumulator nor the

Data Pointer is altered. No flags are affected.

Example: An even number from 0 to 6 is in the Accumulator. The following sequence of instructions

will branch to one of four AJMP instructions in a jump table starting at JMP TBL:

MOV DPTR, #JMP_TBL
JMP @A+DPTR

JMP-TBL: AJMP LABEL0
AJMP LABEL1
AJMP LABEL2
AJMP LABEL3

If the Accumulator equals 04H when starting this sequence, execution will jump to label LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address.

Bytes: 1 Cycles: 2

Encoding: 0 1 1 1 0 0 1 1

Operation: JMP

 $(PC) \leftarrow (A) + (DPTR)$

JNB bit, rel

Function: Jump if Bit is not set

Description: If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next

instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next

instruction. The bit tested is not modified. No flags are affected.

Example: The data present at input port 1 is 11001010B. The Accumulator holds 56H (01010110B).

The instruction sequence,

JNB P1.3, LABEL1 JNB ACC.3, LABEL2

will cause program execution to continue at the instruction at label LABEL2

Bytes: 3
Cycles: 2

Encoding: 0 0 1 1 0 0 0 0 bit address rel. address

Operation: JNB

 $(PC) \leftarrow (PC) + 3$ IF (bit) = 0

THEN $(PC) \leftarrow (PC) + rel$

JNC rel

Function: Jump if Carry not set

If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next **Description:**

> instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next

instruction. The carry flag is not modified

The carry flag is set. The instruction sequence, **Example:**

> JNC LABEL1 CPL C JNC LABEL2

will clear the carry and cause program execution to continue at the instruction identified by imited

the label LABEL2.

Bytes: Cycles:

Encoding: 0 1 0 1 0 0 0 0 rel. address

JNC Operation:

> $(PC) \leftarrow (PC) + 2$ IF (C) = 0

> > THEN

JNZ rel

Function: Jump if Accumulator Not Zero

Description: If any bit of the Accumulator is a one, branch to the indicated address; otherwise proceed

> with the next instruction. The branch destination is computed by adding the signed relativedisplacement in the second instruction byte to the PC, after incrementing the PC twice. The

Accumulator is not modified. No flags are affected.

Example: The Accumulator originally holds 00H. The instruction sequence,

> JNZ LABEL1 INC Α JNZ LAEEL2

will set the Accumulator to 01H and continue at label LABEL2.

Bytes: 2 **Cycles:** 2

Encoding: 0 1 1 1 $0 \ 0 \ 0 \ 0$ rel. address

Operation: JNZ

> $(PC) \leftarrow (PC) + 2$ IF $(A) \neq 0$

> > THEN $(PC) \leftarrow (PC) + rel$

JZ rel

Function: Jump if Accumulator Zero

Description: If all bits of the Accumulator are zero, branch to the address indicated; otherwise proceed

with the next instruction. The branch destination is computed by adding the signed relativedisplacement in the second instruction byte to the PC, after incrementing the PC twice. The

Accumulator is not modified. No flags are affected.

Example: The Accumulator originally contains 01H. The instruction sequence,

JZ LABEL1 DEC A JZ LAEEL2

will change the Accumulator to 00H and cause program execution to continue at the

instruction identified by the label LABEL2.

Bytes: 2 Cycles: 2

Encoding: 0 1 1 0 0 0 0 0

rel. address

Operation: JZ

 $(PC) \leftarrow (PC) + 2$ IF (A) = 0

THEN $(PC) \leftarrow (PC) + rel$

LCALL addr16

Function: Long call

Description: LCALL calls a subroutine loated at the indicated address. The instruction adds three to the

program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the Stack Pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64K-byte program memory address

space. No flags are affected.

Example: Initially the Stack Pointer equals 07H. The label "SUBRTN" is assigned to program memory

location 1234H. After executing the instruction,

LCALL SUBRTN

at location 0123H, the Stack Pointer will contain 09H, internal RAM locations 08H and 09H will contain 26H and 01H, and the PC will contain 1234H.

Bytes: 3 Cycles: 2

Encoding: 0 0 0 1 0 0 1 0 addr15-addr8 addr7-addr0

Operation: LCALL

 $(PC) \leftarrow (PC) + 3$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{7-0})$ $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (PC_{15,8})$

www.STCMCU.com LJMP addr16

Function: Long Jump

Description: LJMP causes an unconditional branch to the indicated address, by loading the high-order

and low-order bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in the full 64K program memory address space. No

flags are affected.

Example: The label "JMPADR" is assigned to the instruction at program memory location 1234H. The

instruction,

LJMP JMPADR

at location 0123H will load the program counter with 1234H.

Bytes: 3 Cycles: 2

Encoding: 0 0 0 0 0 0 1 0 addr15-addr8 addr7-addr0

Operation: LJMP

 $(PC) \leftarrow addr_{15-0}$

MOV <dest-byte>, <src-byte>

Function: Move byte variable

Description: The byte variable indicated by the second operand is copied into the location specified by the

first operand. The source byte is not affected. No other register or flag is affected.

This is by far the most flexible operation. Fifteen combinations of source and destination

addressing modes are allowed.

Example: Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data

present at input port 1 is 11001010B (0CAH).

MOV R0, #30H ;R0<=30H MOV A, @R0 ;A <= 40H MOV R1, A ;R1 <= 40H MOV B, @Rl ;B <= 10H

MOV @RI, PI ; RAM (40H) <= 0CAH

MOV P2, P1 ;P2 #0CAH

leaves the value 30H in register 0,40H in both the Accumulator and register 1,10H in register B, and 0CAH(1100101B) both in RAM location 40H and output on port 2.


MOV A,Rn

Bytes: 1 Cycles: 1

Encoding: 1 1 1 0 1 r r r

Operation: MOV

 $(A) \leftarrow (Rn)$



MOV Rn,#data

Bytes: 2 Cycles:

Encoding: 0 1 1 1 1 r r r immediate data

MOV **Operation:**

(Rn) ← #data



Bytes: 2

Cycles:

Encoding: 1 1 $0 \ 1 \ 0 \ 1$ direct address

Mobile:(86)13922805190

MOV **Operation:**

 $(direct) \leftarrow (A)$

MOV direct, Rn

Bytes: 2

Cycles: 2

Encoding: 1 0 0 0 direct address 1 r r r

Operation: MOV

 $(direct) \leftarrow (Rn)$

MOV direct, direct

Bytes:

Cycles:

Limited **Encoding:** 0 0 0 0 1 0 1 dir.addr. (src)

MOV **Operation:**

(direct)← (direct)

MOV direct, @Ri

Bytes:

Cycles:

Encoding: 0 0 0 0 1 1 i direct addr.

Operation: MOV

 $(direct) \leftarrow ((Ri))$

MOV direct,#data

Bytes:

Cycles: 2

Encoding: 0 1 1 1 0 1 0 1 direct address

Operation: MOV

(direct) ← #data

MOV @Ri, A

Bytes:

Cycles:

Encoding: 1 0 1 1 i

Operation: MOV

 $((Ri)) \leftarrow (A)$

MOV @Ri, direct

Bytes: 2

Cycles: 2

Encoding: 1 0 1 0 0 1 1 i direct addr.

Operation: MOV

 $((Ri)) \leftarrow (direct)$

MOV @Ri, #data

Bytes: 2 Cycles: 1

Encoding: 0 1 1 1 0 1 1 i immediate data

Operation: MOV

 $((Ri)) \leftarrow \#data$

MOV <dest-bit>, <src-bit>

Function: Move bit data

Description: The Boolean variable indicated by the second operand is copied into the location specified by the first operand. One of the operands must be the carry flag; the other may be any directly

addressable bit. No other register or flag is affected.

Example: The carry flag is originally set. The data present at input Port 3 is 11000101B. The data

previously written to output Port 1 is 35H (00110101B).

MOV P1.3, C MOV C, P3.3 MOV P1.2, C

will leave the carry cleared and change Port 1 to 39H (00111001B).

MOV C,bit

Bytes: 2 Cycles: 1

Encoding: 1 0 1 0 0 0 1 1 bit address

Operation: MOV

 $(C) \leftarrow (bit)$

MOV bit,C

Bytes: 2 Cycles: 2

Encoding: 1 0 0 1 0 0 1 0 bit address

Operation: MOV

(bit)← (C)

MOV DPTR, #data 16

Function: Load Data Pointer with a 16-bit constant

Description: The Data Pointer is loaded with the 16-bit constant indicated. The 16-bit constant is loaded

into the second and third bytes of the instruction. The second byte (DPH) is the high-order

byte, while the third byte (DPL) holds the low-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.

Example: The instruction,

MOV DPTR, #1234H

will load the value 1234H into the Data Pointer: DPH will hold 12H and DPL will hold 34H.

imited

Bytes: 3
Cycles: 2

Encoding: 1 0 0 1 0 0 0 0 immediate data 15-8

Operation: MOV

 $(DPTR) \leftarrow \#data_{15-0}$

DPH DPL \leftarrow #data₁₅₋₈ #data₇₋₀

MOVC A, @A+ <base-reg>

Function: Move Code byte

Description: The MOVC instructions load the Accumulator with a code byte, or constant from program

memory. The address of the byte fetched is the sum of the original unsigned eight-bit. Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the Accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits

may propagate through higher-order bits. No flags are affected.

Example: A value between 0 and 3 is in the Accumulator. The following instructions will translate the

value in the Accumulator to one of four values defimed by the DB (define byte) directive.

REL-PC: INC A

MOVC A, @A+PC

RET

DB 66H

DB 77H

DB 88H

DB 99H

If the subroutine is called with the Accumulator equal to 01H, it will return with 77H in the Accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the Accumulator instead.

MOVC A,@A+DPTR

Bytes: 1 Cycles: 2

Encoding: 1 0 0 1 0 0 1 1

Operation: MOVC

 $(A) \leftarrow ((A)+(DPTR))$

MOVC A,@A+PC

Bytes: 1 Cycles: 2

Encoding: 1 0 0 0 0 0 1

Operation: MOVC

 $(PC) \leftarrow (PC)+1$ $(A) \leftarrow ((A)+(PC))$

MOVX <dest-byte>, <src-byte>

Function: Move External

Description: The MOVX instructions transfer data between the Accumulator and a byte of external data memory, hence the "X" appended to MOV. There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.

In the second type of MOVX instruction, the Data Pointer generates a sixteen-bit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the low-order eight bits (DPL) with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64K bytes), since no additional instructions are needed to set up the output ports.

It is possible in some situations to mix the two MOVX types. A large RAM array with its high-order address lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.

Example:

An external 256 byte RAM using multiplexed address/data lines (e.g., an Intel 8155 RAM/I/O/Timer) is connected to the 8051 Port 0. Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H. Location 34H of the external RAM holds the value 56H. The instruction sequence,

MOVX A, @R1 MOVX @R0, A

copies the value 56H into both the Accumulator and external RAM location 12H.

MOVX A,@Ri

Bytes: 1 Cycles: 2

Encoding: 1 1 1 0 0 0 1 i

Operation: MOVX

 $(A) \leftarrow ((Ri))$

MOVX A,@DPTR

Bytes: 1
Cycles: 2

Encoding: 1 1 1 0 0 0 0 0

Operation: MOVX

 $(A) \leftarrow ((DPTR))$

MOVX @Ri, A

Bytes: 1 Cycles: 2

Encoding: 1 1 1 1 0 0 1 i

Operation: MOVX

 $((Ri))\leftarrow (A)$

MOVX @DPTR, A

Bytes: 1 Cycles: 2

Encoding: 1 1 1 1 0 0 0 0

Operation: MOVX

 $(DPTR)\leftarrow (A)$

MUL AB

Function: Multiply

Description: MUL AB multiplies the unsigned eight-bit integers in the Accumulator and register B. The

low-order byte of the sixteen-bit product is left in the Accumulator, and the high-order byte in B. If the product is greater than 255 (0FFH) the overflow flag is set; otherwise it is cleared.

Limited

The carry flag is always cleared

Example: Originally the Accumulator holds the value 80 (50H). Register B holds the value 160

(0A0H). The instruction,

MUL AB

will give the product 12,800 (3200H), so B is changed to 32H (00110010B) and the

Accumulator is cleared. The overflow flag is set, carry is cleared.

Bytes: 1 Cycles: 4

Encoding: 1 0 1 0 0 1 0 0

Operation: MUL

 $(A)_{7-0} \leftarrow (A) \times (B)$

 $(B)_{15-8}$

NOP

Function: No Operation

Description: Execution continues at the following instruction. Other than the PC, no registers or flags are

affected.

Example: It is desired to produce a low-going output pulse on bit 7 of Port 2 lasting exactly 5 cycles. A

simple SETB/CLR sequence would generate a one-cycle pulse, so four additional cycles must be inserted. This may be done (assuming no interrupts are enabled) with the instruction

Limited

sequence.

CLR P2.7

NOP

NOP

NOP NOP

SETB P2.7

Bytes: 1

Cycles:

Encoding: 0 0 0 0 0 0 0 0

Operation: NOP

 $(PC) \leftarrow (PC)+1$

ORL <dest-byte>, <src-byte>

Function: Logical-OR for byte variables

Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the

results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

 $\textbf{Example:} \quad \text{If the Accumulator holds 0C3H (11000011B) and R0 holds 55H (01010101B) then the} \\$

instruction,

ORL A, R0

will leave the Accumulator holding the value 0D7H (11010111B).

When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The instruction,

ORL P1, #00110010B

will set bits 5,4, and 1of output Port 1.

Limited

Bytes: 1 Cycles: 1

Encoding: 0 1 0 0 1 r r r

Operation: ORL

 $(A) \leftarrow (A) \lor (Rn)$

ORL A, direct

Bytes: 2 Cycles: 1

Encoding: 0 1 0 0 0 1 0 1 direct address

Operation: ORL

 $(A) \leftarrow (A) \lor (direct)$

ORL A,@Ri

Bytes: 1 Cycles: 1

Encoding: 0 1 0 0 0 1 1 i

Operation: ORL

 $(A) \leftarrow (A) \lor ((Ri))$

ORL A,#data

Bytes: 2

Cycles:

Encoding: 0 1 0 0 0 1 0 0 immediate data

Operation: ORL

 $(A) \leftarrow (A) \lor \#data$

ORL direct, A

Bytes: 2
Cycles: 1

Encoding: 0 1 0 0 0 0 1 0 direct address

Operation: ORL

 $(direct) \leftarrow (direct) \lor (A)$

ORL direct, #data

Bytes: 3 Cycles: 2

Encoding: 0 1 0 0 0 0 1 1 direct address immediate data

Operation: ORL

 $(direct) \leftarrow (direct) \lor \#data$

ORL C, <src-bit>

Function: Logical-OR for bit variables

Description: Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state

otherwise. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is

not affected. No other flags are affected.

Example: Set the carry flag if and only if P1.0 = 1, ACC. 7 = 1, or OV = 0:

> MOV C. P1.0 :LOAD CARRY WITH INPUT PIN P10 C. ACC.7 ORL OR CARRY WITH THE ACC.BIT 7 ORL C./OV OR CARRY WITH THE INVERSE OF OV

ORL C, bit

Bytes: 2 **Cycles:**

Limited **Encoding:** bit address 0 1 1 0 0 0

Operation: ORL

 $(C) \leftarrow (C) \lor (bit)$

ORL C, /bit

Bytes: Cycles:

Encoding: 0 0 bit address

Operation: ORL

 $(C) \leftarrow (C) \lor (bit)$

POP direct

Function: Pop from stack

Description: The contents of the internal RAM location addressed by the Stack Pointer is read, and the

Stack Pointer is decremented by one. The value read is then transferred to the directly

addressed byte indicated. No flags are affected.

Example: The Stack Pointer originally contains the value 32H, and internal RAM locations 30H

through 32H contain the values 20H, 23H, and 01H, respectively. The instruction sequence,

POP DPH POP DPL

will leave the Stack Pointer equal to the value 30H and the Data Pointer set to 0123H. At this

point the instruction,

POP

will leave the Stack Pointer set to 20H. Note that in this special case the Stack Pointer was

decremented to 2FH before being loaded with the value popped (20H).

Bytes: 2 **Cycles:**

Encoding: 0 1 0 0 0 0 direct address

Operation: POP

> $(diect) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

PUSH direct

Function: Push onto stack

Description: The Stack Pointer is incremented by one. The contents of the indicated variableis then copied

into the internal RAM location addressed by the Stack Pointer. Otherwise no flags are

affected.

Example: On entering interrupt routine the Stack Pointer contains 09H. The Data Pointer holds the

value 0123H. The instruction sequence,

PUSH DPL PUSH DPH

will leave the Stack Pointer set to 0BH and store 23H and 01H in internal RAM locations

0AH and 0BH, respectively.

Bytes: 2 Cycles: 2

Encoding: 1 1 0 0 0 0 0 0

direct address mited

Operation: PUSH

 $(SP) \leftarrow (SP) + 1$ $((SP)) \leftarrow (direct)$

RET

Function: Return from subroutine

Description: RET pops the high-and low-order bytes of the PC successively from the stack, decrementing

the Stack Pointer by two. Program execution continues at the resulting address, generally the

instruction immediately following an ACALL or LCALL. No flags are affected.

Example: The Stack Pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH

contain the values 23H and 01H, respectively. The instruction.

RET

will leave the Stack Pointer equal to the value 09H. Program execution will continue at

location 0123H.

Bytes: 1 Cycles: 2

Encoding: 0 0 1 0 0 0 1 0

Operation: RET

 $(PC_{15-8}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$ $(PC_{7-0}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

RETI

Function: Return from interrupt

Description: RETI pops the high- and low-order bytes of the PC successively from the stack, and restores

the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The Stack Pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt had been pending when the RETI instruction is executed, that one instruction will be executed before the pending

interrupt is processed.

Example: The Stack Pointer originally contains the value 0BH. An interrupt was detected during the

instruction ending at location 0122H. Internal RAM locations 0AH and 0BH contain the

values 23H and 01H, respectively. The instruction,

RETI

will leave the Stack Pointer equal to 09H and return program execution to location 0123H.

Bytes: 1 Cycles: 2

Encoding: 0 0 1 1 0 0 1

Operation: RETI

 $(PC_{15-8}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

 $(PC_{7-0}) \leftarrow ((SP))$ $(SP) \leftarrow (SP) - 1$

RL A

Function: Rotate Accumulator Left

Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0

position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

RL A

leaves the Accumulator holding the value 8BH (10001011B) with the carry unaffected.

Bytes: 1

Cycles:

Encoding: 0 0 1 0 0 0 1 1

Operation: RL

 $(An+1) \leftarrow (An) \quad n = 0-6$

 $(A0) \leftarrow (A7)$

RLC A

Function: Rotate Accumulator Left through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit

7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position.

No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), and the carry is zero. The instruction,

RLC A

leaves the Accumulator holding the value 8BH (10001011B) with the carry set.

Bytes: 1 **Cycles:** 1

Encoding: 0 0 1 1 0 0 1 1

Operation: RLC

 $(An+1) \leftarrow (An) \quad n = 0-6$

 $(A0) \leftarrow (C)$ $(C) \leftarrow (A7)$

RR A

Function: Rotate Accumulator Right

Description: The eight bits in the Accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7

position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

RR A

leaves the Accumulator holding the value 0E2H (11100010B) with the carry unaffected.

imited

Bytes:

Cycles:

Encoding: 0 0 0 0 0 0 1 1

Operation: RR

 $(An) \leftarrow (An+1)$ n = 0 - 6

 $(A7) \leftarrow (A0)$

RRC A

Function: Rotate Accumulator Right through the Carry flag

Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right.

Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7

position. No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), and the carry is zero. The instruction,

RRC A

leaves the Accumulator holding the value 62H (01100010B) with the carry set.

Bytes: 1 Cycles: 1

Encoding: 0 0 0 1 0 0 1 1

Operation: RRC

 $(An+1) \leftarrow (An)$ n = 0-6

 $(A7) \leftarrow (C)$

 $(C) \leftarrow (A0)$

STC MCU Limited.

SETB
 set>

Function: Set bit

Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly

addressable bit. No other flags are affected

Example: The carry flag is cleared. Output Port 1 has been written with the value 34H (00110100B).

The instructions, SETB C SETB P1.0

will leave the carry flag set to 1 and change the data output on Port 1 to 35H (00110101B).

Limited

SETB C

Bytes: 1 Cycles: 1

Encoding: 1 1 0 1 0 0 1 1

Operation: SETB $(C) \leftarrow 1$

SETB bit

Bytes: 2 Cycles: 1

Encoding: 1 1 0 1 0 0 1 0 bit address

Operation: SETB

 $(bit) \leftarrow 1$

SJMP rel

Function: Short Jump

Description: Program control branches unconditionally to the address indicated. The branch destination is

computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128bytes

preceding this instruction to 127 bytes following it.

Example: The label "RELADR" is assigned to an instruction at program memory location 0123H. The

instruction,

SJMP RELADR

will assemble into location 0100H. After the instruction is executed, the PC will contain the

value 0123H.

(*Note:* Under the above conditions the instruction following SJMP will be at 102H. Therefore, the displacement byte of the instruction will be the relative offset (0123H - 0102H) = 21H. Put another way, an SJMP with a displacement of 0FEH would be an one-instruction infinite

loop).

Bytes: 2 Cycles: 2

Encoding: 1 0 0 0 0 0 0 0 0 rel. address

Operation: SJMP

 $(PC) \leftarrow (PC)+2$ $(PC) \leftarrow (PC)+rel$

SUBB A, <src-byte>

Function: Subtract with borrow

Description: SUBB subtracts the indicated variable and the carry flag together from the Accumulator,

leaving the result in the Accumulator. SUBB sets the carry (borrow)flag if a borrow is needed for bit 7, and clears C otherwise.(If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the Accumulator along with the source operand). AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a borrow is needed into bit 6, but not into bit 7, or into bit 7, but not bit 6.

When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C9H (11001001B), register 2 holds 54H (01010100B), and the

carry flag is set. The instruction,

SUBB A, R2

will leave the value 74H (01110100B) in the accumulator, with the carry flag and AC cleared but OV set.

Notice that 0C9H minus 54H is 75H. The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction.

SUBB A. Rn

Bytes: 1

Cycles: 1
Encoding:

: 1 0 0 1 1 r r r

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (Rn)$

SUBB A, direct

Bytes: 2 Cycles: 1

Encoding: 1 0 0 1 0 1 0 1 direct address

Operation: SUBB

 $(A) \leftarrow (A) - (C) - (direct)$

SUBB A, @Ri

Bytes: 1 Cycles: 1

Encoding: 1 0 0 1 0 1 1 i

Operation: SUBB

 $(A) \leftarrow (A) - (C) - ((Ri))$

SUBB A, #data

Bytes: 2

Cycles: 1

Encoding: 1 0 0

immediate data

Operation: SUBB

 $(A) \leftarrow (A) - (C) - \#data$

0 1

SWAP A

Function: Swap nibbles within the Accumulator

Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator

(bits 3-0 and bits 7-4). The operation can also be thought of as a four-bit rotate instruction.

No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,

SWAP A

leaves the Accumulator holding the value 5CH (01011100B).

Bytes: 1 Cycles: 1

Encoding: 1 1 0 0 0 1 0 0

Operation: SWAP

XCH A, <byte>

Function: Exchange Accumulator with byte variable

Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time

writing the original Accumulator contents to the indicated variable. The source/destination

operand can use register, direct, or register-indirect addressing.

Example: R0 contains the address 20H. The Accumulator holds the value 3FH (00111111B). Internal

RAM location 20H holds the value 75H (01110101B). The instruction,

XCH A, @R0

will leave RAM location 20H holding the values 3FH (00111111B) and 75H (01110101B) in

the accumulator.

XCH A, Rn

Bytes: 1

Cycles: 1

Encoding: 1 1 0 0 1 r r r

Operation: XCH

 $(A) \rightleftharpoons (Rn)$

XCH A, direct

Bytes: 2 Cycles: 1

Encoding: 1 1 0 0 0 1 0 1 direct address

Operation: XCH

 $(A) \rightleftharpoons (direct)$

XCH A, @Ri

Bytes: 1 Cycles: 1

Encoding: 1 1 0 0 0 1 1 i

Operation: XCH

 $(A) \rightleftharpoons ((Ri))$

XCHD A, @Ri

Function: Exchange Digit

Description: XCHD exchanges the low-order nibble of the Accumulator (bits 3-0), generally representing

a hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No

flags are affected.

Example: R0 contains the address 20H. The Accumulator holds the value 36H (00110110B). Internal

RAM location 20H holds the value 75H (01110101B). The instruction,

XCHD A, @R0

will leave RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the accumulator

Bytes: 1 Cycles: 1

Encoding: 1 1 0 1 0 1 1 i

Operation: XCHD

 $(A_{3-0}) \rightleftharpoons (Ri_{3-0})$

XRL <dest-byte>, <src-byte>

Function: Logical Exclusive-OR for byte variables

Description: XRL performs the bitwise logical Exclusive-OR operation between the indicated variables,

storing the results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

(*Note*: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)

Example: If the Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) then

the instruction,

XRL A. R0

will leave the Accumulator holding the vatue 69H (01101001B).

When the destination is a directly addressed byte, this instruction can complement combinnation of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the Accumulator at run-time. The instruction,

XRL P1, #00110001B

will complement bits 5,4 and 0 of outpue Port 1.



Bytes:

Cycles:

Encoding: 0 1 1 0 1 r r r

Operation: XRL

 $(A) \leftarrow (A) + (Rn)$

XRL A, direct

Bytes: 2

Cycles: 1

Encoding: 0 1 1 0 0 1 0 1 direct address

Operation: XRL

 $(A) \leftarrow (A) \wedge (direct)$

XRL A, @Ri

Bytes:

Cycles: 1

Encoding: 0 1 1 0 0 1 1 i

Operation: XRL

 $(Ri) \leftarrow (A) + ((Ri))$

XRL A, #data

Bytes:

Cycles:

Encoding: 0 1 1 0 0 1 0 0 immediate data

Operation: XRL

 $(A) \leftarrow (A) + \# data$

XRL direct, A

Bytes: 2

Cycles:

Encoding: 0 1 1 0 0 0 1 0 direct address

Operation: XRL

 $(direct) \leftarrow (direct) \land (A)$

XRL direct, #dataw

Bytes:

Cycles: 2

Encoding: 0 1 1 0 0 0 1 1 direct address immediate data

Operation: XRL

 $(direct) \leftarrow (direct) + \# data$

Limited

Chapter 6 Interrupt


There are 6 interrupt vector addresses available in STC11/10Fxx series. Associating with each interrupt vector, each interrupt source can be individually enabled or disabled by setting or clearing a bit in the register IE. The register also contains a global disable bit(EA), which can be cleared to disable all interrupts at once.

Each interrupt source has one corresponding bit to represent its priority, which is located in SFR named IP register. Higher-priority interrupt will be not interrupted by lower-priority interrupt request. If two interrupt requests of different priority levels are received simultaneously, the request of higher priority is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determine which request is serviced. The following table shows the internal polling sequence in the same priority level and the interrupt vector address.

Interrupt Source	Vector address	_	Interrupt Priority setting(IP)	Priority 0 (lowest)	Priority 1	Interrupt Request	Interrupt Enable Control Bit
/INT0 (External interrupt 0)	0003H	0(highest)	PX0	0	411	IE0	EX0/EA
Timer 0	000BH	1	PT0	0	11	TF0	ET0/EA
/INT1 (External interrupt 1)	0013H	2	PX1	0	1	IE1	EX1/EA
Timer1	001BH	3	PT1	0	1	TF1	ET1/EA
UART (Serial Interface)	0023H	4	PS	0	1	RI+TI	ES/EA
N/A	002BH	, 5			1		
LVD	0033H	6	PLVD	0	1	LVDF	ELVD/EA

100 STC MCU Limited. website: www.STCMCU.com

6.1 Interrupt Structure



Interrupt system diagram of STC11/10Fxx series

The External Interrupts $\overline{\text{INT0}}$ and $\overline{\text{INT1}}$ can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in Register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to if and only if the interrupt was transition –activated, otherwise the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer 0 and Timer1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective Timer/Counter registers in most cases. When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine will normally have to determine whether it was RI and TI that generated the interrupt, and the bit will have to be cleared by software.

The Low Voltage Detect interrupt is generated by the flag – LVDF(PCON.5) in PCON register. It should be cleared by software.


All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. In other words, interrupts can be generated or pending interrupts can be canceled in software. MCU

6.2 Interrupt Register

Symbol	Description	Address	Bit Address and Symbol MSB LSB	Value after Power-on or Reset
IE	Interrupt Enable	A8H	EA ELVD - ES ET1 EX1 ET0 EX0	0000 0000B
IP	Interrupt Priority Low	В8Н	- PLVD - PS PT1 PX1 PT0 PX0	0000 0000B
TCON	Timer Control	88H	TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0	0000 0000B
SCON	Serial Control	98H	SM0/FE SM1 SM2 REN TB8 RB8 TI RI	0000 0000B
AUXR	Auxiliary register	8EH	T0x12 T1x12 UART_M0x6 BRTR - BRTx12 EXTRAM S1BRS	0000 0000B
PCON	Power Control	87H	SMOD SMODO LVDF POF GF1 GF0 PD IDL	0001 0000B
WAKE_CLKO	CLK_Output Power down Wake-up control register	8FH	- RXD_PIN_IE TI_PIN_IE TO_PIN_IE - BRTCLKO TICLKO TOCLKO	x000 x000B

102 STC MCU Limited. website: www.STCMCU.com

IE: Interrupt Enable Rsgister (LSB) (MSB) EX1 EΑ ELVD ES ET1 ET0 EX0 Enable Bit = 1 enables the interrupt. Enable Bit = 0 disables it. **Symbol** Position Function disables all interrupts. if EA = 0,no interrupt will be acknowledged. if IE.7 EA EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. ELVD IE.6 Low volatge detection interrupt enable bit. ES IE.4 Serial Port interrupt enable bit imited ET1 IE.3 Timer 1 interrupt enable bit EX1 IE.2 External interrupt 1 enable bit IE.1 ET0 Timer 0 interrupt enable bit EX0 IE.0 External interrupt 0 enable bit



TCON register: Timer/Counter Control Register

(MSB)							(LSB)
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Symbol	Position	Name and Significance	Symbol	Position	Name and Significance
TF1	TCON.7	Timer 1 overflow Flag. Set by hardware on Timer/Counter overflow. cleared by hardware when processor vectors to interrupt routine.	IE1	TCON.3	Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected.Cleared when interrupt processed.
TR1	TCON.6	Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off.	IT1	TCON.2	Intenupt 1 Type control bit. Set/ cleared by software to specify falling edge/low level triggered external interrupts.
TF0	TCON.5	Timer 0 overflow Flag. Set by hardware on Timer/Counter overflow. cleared by hardware when processor vectors to interrupt routine.	IE0	TCON.1	Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected.Cleared when interrupt processed.
TR0	TCON.4	Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter on/off.	ITO	TCON.0	Intenupt 0 Type control bit. Set/ cleared by software to specify falling edge/low level triggered external interrupts.

SCON register

 bit
 7
 6
 5
 4
 3
 2
 1
 0

 name
 SM0/FE
 SM1
 SM2
 REN
 TB8
 RB8
 TI
 RI

FE: Framing Error bit. The SMOD0 bit must be set to enable access to the FE bit

0: The FE bit is not cleared by valid frames but should be cleared by software.

1: This bit set by the receiver when an invalid stop bit id detected.

SM0.SM1: Serial Port Mode Bit 0/1.

SM0	SM1	Description	Baud rate
0	0	8-bit shift register	SYSclk/12
0	1	8-bit UART	variable
1	0	9-bit UART	SYSclk/64 or SYSclk/32(SMOD=1)
1	1	9-bit UART	variable

SM2: Enable the automatic address recognition feature in mode 2 and 3. If SM2=1, RI will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a Given or Broadcast address. In mode1, if SM2=1 then RI will not be set unless a valid stop Bit was received, and the received byte is a Given or Broadcast address. In mode 0, SM2 should be 0.

REN: When set enables serial reception.

TB8: The 9th data bit which will be transmitted in mode 2 and 3. RB8: In mode 2 and 3, the received 9th data bit will go into this bit.

B8: In mode 2 and 3, the received 9th data bit will go in

TI: Transmit interrupt flag. RI: Receive interrupt flag.

104 STC MCU Limited. website: www.STCMCU.com

PCON: Power Control register

LSB

bit	B7	В6	B5	B4	В3	B2	B1	В0
name	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL

SMOD: double Baud rate control bit.

0: Disable double Baud rate of the UART.

1: Enable double Baud rate of the UART in mode 1.2.or 3.

SMOD0: Frame Error select.

0: SCON.7 is SM0 function.

1 : SCON.7 is FE function. Note that FE will be set after a frame error regardless of the state of SMOD0.

: Low-Voltage Flag. Once low voltage condition is detected (VCC power is lower than LVD

voltage), it is set by hardware (and should be cleared by software).

POF : Power-On flag. It is set by power-off-on action and can only cleared by software.

GF1 : General-purposed flag 1 GF0 : General-purposed flag 0

WAKE CLKO register

(GFI	: General-purposed flag 1							
(GF0	: General-p	ourposed flag 0	1					
1	PD	: Power-Down bit.							
]	IDL	: Idle mode bit.							
						1 11	111		
WAKE_CLKO register									
	bit	В7	В6	B5	B4	В3	B2	B1	В0
	name	-	RXD_PIN_IE	T1_PIN_IE	T0_PIN_IE	-	BRTCKLO	T1CKLO	T0CKLO

RXD PIN IE: When set and the associated-UART interrupt control registers is configured correctly, the RXD pin (P3.0) is enabled to wake up MCU from power-down state.

T1 PIN IE: When set and the associated-Timer1 interrupt control registers is configured correctly, the T1 pin (P3.5) is enabled to wake up MCU from power-down state.

TO PIN IE: When set and the associated-Timer0 interrupt control registers is configured correctly, the T1 pin (P3.4) is enabled to wake up MCU from power-down state.

BRTCKLO: When set, P1.0 is enabled to be the clock output of Baud-Rate Timer (BRT). The clock rate is BRG overflow rate divided by 2.

T1CKLO: When set, P3.5 is enabled to be the clock output of Timer 1. The clock rate is Timer 1 overflow rate divided by 2.

T0CKLO: When set, P3.4 is enabled to be the clock output of Timer 0. The clock rate is Timer 0 overflow rate divided by 2.

Fax:86-755-82944243

6.3 Interrupt Priorities

www.STCMCU.com

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in Special Function Register IP. A low-priority interrupt can itself be interrupted by a high-pority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, as follows:

	Source	Priority Within Level	
0.	IE0	(highest)	
1.	TF0		
2.	IE1		
3.	TF1		
4.	RI +Tl		
5.			
6.	LVDF		< 11M
			1 110

Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

6.4 How Interrupts Are Handled

External interrupt pins and other interrupt sources are sampled at the rising edge of each instruction *OPcode fetch cycle*. The samples are polled during the next instruction *OPcode fetch cycle*. If one of the flags was in a set condition of the first cycle, the second cycle of polling cycles will find it and the interrupt system will generate an hardware LCALL to the appropriate service routine as long as it is not blocked by any of the following conditions.

Block conditions:

- An interrupt of equal or higher priority level is already in progress.
- The current cycle(polling cycle) is not the final cycle in the execution of the instruction in progress.
- The instruction in progress is RETI or any write to the IE or IP registers.
- The ISP/IAP activity is in progress.

Any of these four conditions will block the generation of the hardware LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed before vectoring into any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least one or more instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with the last clock cycle of each instruction cycle. Note that if an interrupt flag is active but not being responded to for one of the above conditions, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not being responded to for one of the above conditions, if the flag is not still active when the blocking condition is removed, the denied interrupt will not be serviced. The interrupt flag was once active but not serviced is not kept in memory. Every polling cycle is new.

106 STC MCU Limited. website: www.STCMCU.com

Note that if an interrupt of higher priority level goes active prior to the rising edge of the third machine cycle, then in accordance with the above rules it will be vectored to during fifth and sixth machine cycle, without any instruction of the lower priority routine having been executed.

Thus the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it doesn't. It never clears the Serial Port flags. This has to be done in the user's software. It clears an external interrupt flag (IE0 or IE1) only if it was transition-activated. The hardware-generated LCALL pushes the contents of the Program Counter onto the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown be low.

Source	Vector Address	
IE0	0003H	
TF0	000BH	
IE1	0013H	
TF1	001BH	
RI+TI	0023H	:40(
None	002BH	· ~110°
LVDF	0033H	1 11111

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress.

6.5 External Interrupts

The external sources can be programmed to be level-activated or transition-activated by clearing or setting bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the \overline{INTx} pin. If ITx = 1, external interrupt x is edge-triggered. In this mode if successive samples of the INTx pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 system clocks to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least one machine cycle, and then hold it low for at least one machine cycle to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.

STC MCU Limited 107 website: www.STCMCU.com

Example: Design an intrusion warning system using interrupts that sounds a 400Hz tone for 1 second (using a loudspeaker connected to P1.7) whenever a door sensor connected to $\overline{\text{INT0}}$ makes a high-to-low transition.

Assembly Language Solution

```
ORG
                 0
        LJMP
                 MAIN
                                            ;3-byte instruction
        LJMP
                 INT0INT
                                            :EXT 0 vector address
        ORG
                 000BH
                                            :Timer 0 vector
        LJMP
                 T0INT
        ORG
                 001BH
                                            :Timer 1 vector
        LJMP
                 T1INT
        ORG
                 0030H
MAIN:
                                            ;negative edge activated
        SETB
                 IT0
         MOV
                 TMOD. #11H
                                            ;16-bit timer mode
                                                               mited
         MOV
                 IE.
                          #81H
                                            enable EXT 0 only
        SJMP
                 $
                                            ;now relax
INT0INT:
        MOV
                 R7.
                          #20
                                            :20'5000 \text{ us} = 1 \text{ second}
        SETB
                 TF0
                                            force timer 0 interrupt
        SETB
                 TF1
                                            :force timer 1 interrupt
        SETB
                 ET0
                                            begin tone for 1 second
                 ET1
                                            enable timer interrupts
        SETB
        RETI
T0INT:
        CLR
                 TR0
                                            :stop timer
        DJNZ
                 R7,
                          SKIP
                                            ; if not 20th time, exit
        CLR
                 ET0
                                            ;if 20th, disable tone
        CLR
                 ET1
                                            :disable itself
        LJMP
                 EXIT
SKIP:
        MOV
                 TH0,
                          #HIGH (-50000)
                                            ;0.05sec. delay
        MOV
                 TL0,
                           #LOW (-5000)
        SETB
                 TR0
EXIT:
        RETI
T1INT:
        CLR
                 TR1
         MOV
                 TH1,
                          #HIGH (-1250)
                                            :count for 400Hz
        MOV
                 TL1,
                          #LOW (-1250)
                 P1.7
        CPL
                                            ;music maestro!
        SETB
                 TR1
         RETI
         END
```

108 STC MCU Limited. website: www.STCMCU.com

C Language Solution

```
#include <REG51.H>
                                                  /* SFR declarations */
                                                  /* use variable outbit to refer to P1.7 */
sbit
         outbit = P1^7;
unsigned char
                    R7;
                                                  /* use 8-bit variable to represent R7 */
main()
{
         IT0 = 1:
                                                  /* negative edge activated */
                                                  /* 16-bit timer mode */
         TMOD = 0x11;
                                                  /* enable EXT 0 only */
         IE = 0x81:
         while(1);
void INT0INT(void)
                                interrupt 0
                                                  /* 20 \times 5000 \text{us} = 1 \text{ second } */
         R7 = 20:
         TF0 = 1;
                                                  /* force timer 0 interrupt */
         TF1 = 1;
                                                  /* force timer 1 interrupt */
                                                  /* begin tone for 1 second */
         ET0 = 1;
                                                  /* enable timer 1 interrupts */
         ET1 = 1;
                                                  /* timer interrupts will do the work */
void T0INT(void)
                   interrupt 1
          TR0 = 0;
                                                  /* stop timer */
          R7 = R7-1:
                                                  /* decrement R7 */
                                                  /* if 20<sup>th</sup> time, */
          if (R7 == 0)
                                                  /* disable itself */
                    ET0 = 0;
                    ET1 = 0;
          else
                    TH0 = 0x3C;
                                                  /* 0.05 sec. delay */
                    TL0 = 0xB0;
void T1INT (void) interrupt 3
         TR0 = 0;
         TH1 = 0xFB;
                                                  /* count for 400Hz */
         TL1 = 0x1E;
         outbit = !outbit;
                                                   /* music maestro! */
         TR1 = 1;
```

In the above assembly language solution, five distinct sections are the interrupt vector loactions, the main program, and the three interrupt service routines. All vector loacations contain LJMP instructions to the respective routines. The main program, starting at code address 0030H, contains only four instructions. SETB ITO configures the door sensing interrupt input as negative-edge triggered. MOV TMOD, #11H configures both timers for mode 1, 16-bit timer mode. Only the external 0 interrupt is enabled initially (MOV IE,#81H), so a "door-open" condition is needed before any interrupt is accepted. Finally, SJMP \$ puts the main program in a do-nothing loop.

When a door-open condition is sensed (by a high-to-low transition of INTO), an external 0 interrupt is generated, INT0INT begins by putting the constant 20 in R7, then sets the overflow flags for both timers to force timer interrupts to occur.

Timer interrupt will only occur, however, if the respective bits are enabled in the IE register. The next two instructions (SETB ET0 and SETB ET1) enable timer interrupts. Finally, INT0INT terminates with a RETI to the main program.

Timer 0 creates the 1 second timeout, and Timer 1 creates the 400Hz tone. After INT0INT returns to the main program, timer interrupt are immediately generated (and accepted after one excution of SJMP \$). Because of the fixed polling sequence, the Timer 0 interrupt is serviced first. A 1 second timeout is created by programming 20 repetitions of a 50,000 us timeout. R7 serves as the counter. Nineteen times out of 20, T0INT operates as follows. First, Timer 0 is turned off and R7 is decremented. Then, TH0/TL is reload with -50,000, the timer is turned back on, and the interrupt is terminated. On the 20th Timer 0 interrupt, R7 is decremented to 0 (1 second has elapsed). Both timer interrupts are disabled(CLR ET0, CLR ET1) and the interrupt is terminated. No further timer interrupts will be generated until the next "door-open" condition is sensed.

The 400Hz tone is programmed using Timer 1 interrupts, 400Hz requires a period of 1/400 = 2.500 us or 1,250 high-time and 1,250 us low-time. Each timer 1 ISR simply puts -1250 in TH1/TL1, complements the port bit driving the loudspeaker, then terminates.

6.6 Response Time

The INTO and INTI levels are inverted and latched into the interrupt flags IEO and IE1 at rising edge of every syetem clock cycle.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set after which the timers overflow. The values are then polled by the circuitry at rising edge of the next system clock cycle.

If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes six system clock cycles. Thus, a minimum of seven complete system clock cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine.

A longer response time would result if the request is blocked by one of the four previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more than 3 cycles, since the longest instructions (LCALL) are only 6 cycles long, and if the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 6 cycles to complete the next instruction if the instruction is LCALL).

Thus, in a single-interrupt system, the response time is always more than 7 cycles and less than 12 cycles.

Chapter 7 Timer/Counter 0/1

Timer 0 and timer 1 are like the ones in the conventional 8051, both of them can be individually configured as timers or event counters.

Fax:86-755-82944243

In the "Timer" function, the register is incremented every 12 system clocks or every system clocks depending on AUXR.7(T0x12) bit and AUXR.6(T1x12). In the default state, it is fully the same as the conventional 8051. In the x12 mode, the count rate equals to the system clock.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once at the positive edge of every clock cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register at the end of the cycle following the one in which the transition was detected. Since it takes 2 machine cycles(24 system clocks) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the system clock. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

In addition to the "Timer" or "Counter" selection, Timer 0 and Timer 1 have four operating modes from which to select. The "Timer" or "Counter" function is selected by control bits $\overline{C/T}$ in the Special Function Register TMOD. These two Timer/Counter have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timer/Counters. Mode 3 is different. The four operating modes are described in the following text.

Symbol	Description	Address			Bit A	ddress	and Sy	mbol			Value after Power-on or
			MSB							LSB	Reset
TCON	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	0000 0000B
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/\overline{T}	M1	M0	0000 0000B
TL0	Timer Low 0	8AH								0000 0000B	
TL1	Timer Low 1	8BH								0000 0000B	
TH0	Timer High 0	8CH							0000 0000B		
TH1	Timer High 1	8DH							0000 0000B		
AUXR	Auxiliary register	8EH	T0x12 T	1x12 UA	RT_M0x6	BRTR	-	BRTx12	XRAM	S1BRS	0000 0000B
WAKE_CLKO	CLK_Output Power down Wake-up control register	8FH	- RXD_	PIN_IE T	1_PIN_IE	T0_PIN_I	E - BR	TCLKO	TICLKO	T0CLKO	0000 0000B

AUXR register

www.STCMCU.com

LSB

	В7	В6	В5	В4	В3	B2	B1	В0
	T0x12	T1x12	UART_M0x6	BRTR	-	BRTx12	XRAM	S1BRS

T0x12

0: The clock source of Timer 0 is SYSclk/12.
1: The clock source of Timer 0 is SYSclk/1.

T1x12

0 : The clock source of Timer 1 is SYSclk/12.
1 : The clock source of Timer 1 is SYSclk/1.

WAKE CLKO:CLK Output Power down Wake-up control register

В7	В6	В5	B4	В3	B2	B1	В0
-	RXD_PIN_IE	T1_PIN_IE	T0_PIN_IE	-	BRTCLKO	TICLKO	T0CLKO

BRTCLKO: When set, P1.0 is enabled to be the clock output of Baud-Rate Timer (BRT). The clock rate is BRT overflow rate divided by 2.

T1CLKO: When set, P3.5 is enabled to be the clock output of Timer 1. The clock rate is Timer 1 overflow rate divided by 2.

T0CLKO: When set, P3.4 is enabled to be the clock output of Timer 0. The clock rate is Timer0 overflow rate divided by 2.



	(MSB)							(LSB)
	GATE	C/T	M1	M0	GATE	C/T	M1	M0
Timer 1						Tim	er 0	

GATE

Gating control when set. Timer/Counter "x" is enabled only while "INTx" pin is high and
"TRx"control pin is set. When cleared Timer "x" is enabled whenever "TRx" control bit is set.

C/T Timer or Counter Selector cleared for Timer operation (input from internal system clock). Set for Counter operation (input from "Tx" input pin).

M1	M0	Operating Mode
0	0	13-bit Timer/Counter for Timer/Counter 0 and 1.
0	1	16-bit Timer/Counter"THx"and"TLx"are cascaded; there is no prescaler
1	0	8-bit auto-reload Timer/Counter "THx" holds a value which is to be reloaded into "TLx" each time it overflows.
1	1	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits TH0 is an 8-bit timer only controlled by Timer 1 control bits.
1	1	(Timer 1) Timer/Counter 1 stopped

W W W.B I CI	VIC C.COIII	Wi00fic.(00)13722003170	101.00-7	33-02)40412	1 ax.60-755-62744245
TCON	0	Timer/Counter Control Register (MSB) TF1 TR1 TF0 TR0	IE1 IT1	(LSB) IE0 IT0]
Symbol	Position	Name and Significance	Symbol	Position Nan	ne and Significance
TF1	TCON.7	Timer 1 overflow Flag. Set by hardware on Timer/Counter overflow. cleared by hardware when processor vectors to interrupt routine.	IE1	edge dete	1 Edge flag. Set by when external interrupt ected.Cleared when processed.
TR1	TCON.6	Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off.	IT1	cleared b	1 Type control bit. Set/ by software to specify dge/low level triggered interrupts.
TF0	TCON.5	Timer 0 overflow Flag. Set by hardware on Timer/Counter overflow. cleared by hardware when processor vectors to interrupt routine.	IE0	edge dete	0 Edge flag. Set by when external interrupt ected.Cleared when processed.
TR0	TCON.4	Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter on/off.	HTO	cleared b	0 Type control bit. Set/ y software to specify lge/low level triggered interrupts.


7.1 Timer/Counter 0 Mode of Operation

Mode 0

In this mode, the timer 0 is configured as a 13-bit timer/counter. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TF0. The counted input is enabled to the timer when $\overline{TR0} = 1$ and either GATE=0 or $\overline{INT0} = 1$.(Setting GATE = 1 allows the Timer to be controlled by external input $\overline{INT0}$, to facilitate pulse width measurements.) TR0 is a control bit in the Special Function Register TCON. GATE is in TMOD.

The 13-Bit register consists of all 8 bits of TH0 and the lower 5 bits of TL0. The upper 3 bits of TL0 are indeterminate and should be ignored. Setting the run flag (TR0) does not clear the registers.

There are two different GATE bits. one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).




Timer/Counter 0 Mode 0: 13-Bit Counter

Mode 1

In this mode, the timer register is configured as a 16-bit register. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TF0. The counted input is enabled to the timer when $\overline{TR0} = 1$ and either GATE=0 or $\overline{INT0} = 1$. (Setting GATE = 1 allows the Timer to be controlled by external input $\overline{INT0}$, to facilitate pulse width measurements.) TR0 is a control bit in the Special Function Register TCON. GATE is in TMOD.

The 16-Bit register consists of all 8 bits of TH0 and the lower 8 bits of TL0. Setting the run flag (TR0) does not clear the registers.

Mode 1 is the same as Mode 0, except that the timer register is being run with all 16 bits.




Timer/Counter 0 Mode 1: 16-Bit Counter

Mode 2

Mode 2 configures the timer register as an 8-bit counter(TL0) with automatic reload. Overflow from TL0 not only set TF0, but also reload TL0 with the content of TH0, which is preset by software. The reload leaves TH0 unchanged.

STC11/10Fxx series are able to generate a programmable clock output on P3.4. When T0CLKO bit in WAKE_CLKO SFR is set, T0 timer overflow pulse will toggle P3.4 latch to generate a 50% duty clock. The frequency of clock-out is as following:

(SYSclk/2) / (256 – TH0), when T0x12=1 or (SYSclk/2/12) / (256 – TH0), when T0x12=0



Timer/Counter 0 Mode 2: 8-Bit Auto-Reload

Example: write a program using Timer 0 to create a 5KHz square wave on P1.0.

Assembly Language Solution:

```
ited
        ORG
                0030H
                                         ;8-bit auto-reload mode
        MOV
                TMOD, #20H
        MOV
                TL0,
                        #9CH
                                         ;initialize TL0
        MOV
                TH0,
                        #9CH
                                         ;-100 reload value in TH0
                                         :Start Tmier 0
        SETB
                TR0
LOOP: JNB
                TF0,
                        LOOP
                                         :Wait for overflow
                TF0
                                         Clear Timer overflow flag
        CLR
        CPL
                P1.0
                                         ;Toggle port bit
        SJMP
                LOOP
                                         ;Repeat
        END
```

C Language Solution using Timer Interrupt:

```
#include <REG51.H>
                                       /* SFR declarations */
                                       /* Use variable portbit to refer to P1.0 */
sbit
         portbit = P1^0;
main()
                                       /* timer 0, mode 2 */
         TMOD = 0x02;
         TH0 = 9CH;
                                       /* 100us delay */
                                       /* Start timer */
         TR0 = 1:
                                       /* Enable timer 0 interrupt */
         IE = 0x82
                                       /* repeat forever */
         while(1);
void T0ISR(void) interrupt 1
                                       /*toggle port bit P1.0 */
         portbit = !portbit;
```


Fax:86-755-82944243

Mode 3

Timer 1 in Mode 3 simply holds its count, the effect is the same as setting TR1 = 0. Timer 0 in Mode 3 established TL0 and TH0 as two separate 8-bit counters. TL0 use the Timer 0 control bits: C/T, GATE.TR0. INTO and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 from Tmer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mobile:(86)13922805190

Mode 3 is provided for applications requiring an extra 8-bit timer or counter. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.



Timer/Counter 0 Mode 3: Two 8-Bit Counters

7.2 Timer/Counter 1 Mode of Operation

Mode 0

In this mode, the timer 1 is configured as a 13-bit timer/counter. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TF1. The counted input is enabled to the timer when TR1 = 1 and either GATE=0 or $\overline{INT1} = 1$. (Setting GATE = 1 allows the Timer to be controlled by external input $\overline{INT1}$, to facilitate pulse width measurements.) TR0 is a control bit in the Special Function Register TCON. GATE is in TMOD.

The 13-Bit register consists of all 8 bits of TH1 and the lower 5 bits of TL1. The upper 3 bits of TL1 are indeterminate and should be ignored. Setting the run flag (TR1) does not clear the registers.


Timer/Counter 1 Mode 0: 13-Bit Counter

Mode 1

In this mode, the timer register is configured as a 16-bit register. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TF1. The counted input is enabled to the timer when TR1 = 1 and either GATE=0 or INT1 = 1. (Setting GATE = 1 allows the Timer to be controlled by external input INT1, to facilitate pulse width measurements.) TRI is a control bit in the Special Function Register TCON, GATE is in TMOD.

The 16-Bit register consists of all 8 bits of THI and the lower 8 bits of TL1. Setting the run flag (TR1) does not clear the registers.

Mode 1 is the same as Mode 0, except that the timer register is being run with all 16 bits.



Timer/Counter 1 Mode 1:16-Bit Counter

Example: write a program using Timer 1 to create a 500Hz square wave on P1.0.

Assembly Language Solution:

LOOP:	ORG MOV MOV SETB JNB CLR CPL SJMP END	0030H TMOD, TH1, TH1, TR1 TF1, TF1 P1.0 LOOP	#10H #0F8H #30H LOOP	;16-bit timer mode ;-1000 (high byte) ;-1000 (low byte) ;Start Tmier 1 ;Wait for overflow ;Clear Timer overflow flag ;Toggle port bit ;Repeat
-------	---	--	-------------------------------	--

www.STCMCU.com C Language Solution:

```
#include < REG51.H>
                                                /* SFR declarations */
         portbit = P1^0;
                                                /* Use variable portbit to refer to P1.0 */
sbit
main()
         TMOD = 0x10:
                                                /* timer 1. mode 1. 16-bit timer mode */
                                               /* repeat forever */
         while (1)
                                               /* -1000 (high byte) */
                   TH1 = 0xF8;
                   TL1 = 0x30;
                                                /* -1000 (low byte) */
                                               /* Start timer 1 */
                   TR1 = 1;
                   while (TF0 !=1);
                                                /* wait for overflow */
                   TR1 = 0:
                                               /* stop timer 1 */
                   TF0 = 0;
                                                /* clear timer overflow flag */
                                                /* toggle P1.0 */
                   portbit = !(portbit);
                                                    Limited
         }
```


Tel:086-755-82948412

Mode 2

Mode 2 configures the timer register as an 8-bit counter(TL1) with automatic reload. Overflow from TL1 not only set TFx, but also reload TL1 with the content of TH1, which is preset by software. The reload leaves TH1 unchanged.


STC11/10Fxx series is able to generate a programmable clock output on P3.5. When T0CLKO bit in WAKE CLKO SFR is set, T1 timer overflow pulse will toggle P3.5 latch to generate a 50% duty clock. The frequency of clock-out is as following:

```
(SYSclk/2) / (256 - TH1),
                               when T1x12=1
(SYSclk/2/12) / (256 - TH1),
                               when T1x12=0
```



Timer/Counter 1 Mode 2: 8-Bit Auto-Reload

7.3 Baud Rate Generator and Programmable Clock Output on P1.0



STC11/10Fxx series are able to generate a programmable clock output on P1.0. When BRTCLKO bit in WAKE CLKO is set, BRT timer overflow pulse will toggle P1.0 latch to generate a 50% duty clock. The frequency of clock-out is as following:

> (SYSclk/2) / (256 -BRT), when BRTx12=1 (SYSclk/2/12) / (256 - BRT), when BRTx12=0

The following program is a assembly language code that domestrates timer 1 of STC11/10xx series MCU acted as baud rate generator.

```
·/*_____
:/* --- STC MCU International Limited -----*/
:/* --- STC 1T Series MCU Timer 1 acted as Baud Rate Generoter Demo -----*/
:/* --- Mobile: (86)13922805190 -----*/
:/* --- Fax: 86-755-82944243 -----*/
:/* --- Tel: 86-755-82948412 -----*/
:/* --- Web: www.STCMCU.com -----*/
;/* If you want to use the program or the program referenced in the */
:/* article, please specify in which data and procedures from STC */
:Declare STC11/10xx series MCU SFR
      AUXR EOU
                   8EH
:Define baud rate auto-reload counter
;The following Reload-Count and Baud is based on SYSclk =22.1184MHz, 1T mode, SMOD=1
;RELOAD COUNT
                   EQU
                         0FFH
                                      ;Baud=1,382,400 bps
;RELOAD COUNT
                                      :Baud=691,200 bps
                   EOU
                         0FEH
;RELOAD COUNT
                   EOU
                         0FDH
                                      ;Baud=460,800 bps
;RELOAD COUNT
                   EOU
                                      :Baud=345,600 bps
                         0FCH
;RELOAD COUNT
                   EOU
                         0FBH
                                      ;Baud=276,480 bps
;RELOAD COUNT
                   EOU
                         0FAH
                                      ;Baud=230,400 bps
;RELOAD COUNT
                   EOU
                         0F4H
                                      :Baud=115,200 bps
;RELOAD COUNT
                   EOU
                         0E8H
                                      ;Baud=57,600 bps
                                      :Baud=38,400 bps
;RELOAD COUNT
                   EQU
                         0DCH
                                      :Baud=19.200 bps
:RELOAD COUNT
                   EOU
                         0B8H
;RELOAD COUNT
                                      ;Baud=9,600 bps
                   EQU
                         70H
```

www.STCMCU.com	Mobile:(86)	13922805190	Tel:086-755-82948412	Fax:86-755-82944243
*******	*****	******	********	*****
The following Reload-C	Count and Bau	d is based on SY	Sclk =1.8432MHz, 1T mode, SN	MOD=1
;RELOAD_COUNT	EQU	0FFH	;Baud=115,200 bps	
;RELOAD COUNT	EQU	0FEH	;Baud=57,600 bps	
;RELOAD COUNT	EQU	0FDH	;Baud=38,400 bps	
;RELOAD COUNT	EQU	0FCH	;Baud=28,800 bps	
;RELOAD COUNT	EQU	0FAH	;Baud=19,200 bps	
;RELOAD COUNT	EQU	0F4H	;Baud=9,600 bps	
;RELOAD_COUNT	EQU	0E8H	;Baud=4,800 bps	
;RELOAD COUNT	EQU	0D0H	;Baud=2,400 bps	
;RELOAD COUNT	EQU	0A0H	;Baud=1,200 bps	
********	*****	******	*********	*****
;The following Reload-C	Count and Bau	d is based on SY	Sclk =18.432MHz, 1T mode, SM	MOD=1
;RELOAD_COUNT	EQU	0FFH	;Baud=1,152,000 bps	
;RELOAD_COUNT	EQU	0FEH	;Baud=576,000 bps	1
;RELOAD COUNT	EQU	0FDH	;Baud=288,000 bps	
;RELOAD COUNT	EQU	0FCH	;Baud=144,000 bps	
;RELOAD COUNT	EQU	0F6H	;Baud=115,200 bps	
;RELOAD_COUNT	EQU	0ECH	;Baud=57,600 bps	
;RELOAD COUNT	EQU	0E2H	;Baud=38,400 bps	
;RELOAD COUNT	EQU	0D8H	;Baud=28,800 bps	
;RELOAD COUNT	EQU	0C4H	;Baud=19,200 bps	
;RELOAD COUNT	EQU	088H	;Baud=9,600 bps	
********	*****	*****	*********	******
The following Reload-C	Count and Bau	d is based on SY	Sclk =18.432MHz, 1T mode, SN	MOD=0
;RELOAD COUNT	EQU	0FFH	;Baud=576,000 bps	
;RELOAD COUNT	EQU	0FEH	;Baud=288,000 bps	
;RELOAD COUNT	EQU	0FDH	;Baud=144,000 bps	
;RELOAD_COUNT	EQU	0FCH	;Baud=115,200 bps	
;RELOAD COUNT	EQU	0F6H	;Baud=57,600 bps	
;RELOAD COUNT	EQU	0ECH	;Baud=38,400 bps	
;RELOAD COUNT	EQU	0E2H	;Baud=28,800 bps	
;RELOAD COUNT	EQU	0D8H	;Baud=19,200 bps	
;RELOAD COUNT	EQU	0C4H	;Baud=96,000 bps	
;RELOAD COUNT	EQU	088H	;Baud=4,800 bps	
*******	*****	******	*********	******
;The following Reload-C	Count and Bau	d is based on SY	Sclk =18.432MHz, 12T mode, S	MOD=0
RELOAD COUNT	EQU	0FBH	;Baud=9,600 bps	
;RELOAD_COUNT	EQU	0F6H	;Baud=4,800 bps	
;RELOAD COUNT	EQU	0ECH	;Baud=2,400 bps	
;RELOAD COUNT	EQU	0D8H	;Baud=1,200 bps	
*********		*****	**********	*****
The following Reload-C	Count and Bau	d is based on SY	Sclk =18.432MHz, 12T mode, S	MOD=1
RELOAD_COUNT	EQU	0FBH	;Baud=19,200 bps	
;RELOAD COUNT	EQU	0F6H	;Baud=9,600 bps	
;RELOAD COUNT	EQU	0ECH	;Baud=4,800 bps	
;RELOAD COUNT	EQU	0D8H	;Baud=2,400 bps	
;RELOAD COUNT	EQU	0B0H	;Baud=1,200 bps	
_ = * * * * * * * * * * * * * * * * * *			, , , , , , , , , , , , , , , , , , ,	

www.STCMCU.com		Mobile:(86)	13922805190	Tel:086-755-82948412 Fax:86-755-82944		
UART_Interrupt:				;UART-Interrupt service sub	oroutine	
	JB CLR RETI	RI, TI	Is_UART_Receive	;Clear serial port transmit in	aterrupt flag	
Is_UART_Receive	CLR PUSH MOV	RI ACC A, Send_On ACC	SBUF ne_Byte	;acquire the received byte ;re-send the received byte		
Initial_UART:	_			;Initialize UART		
;SCON Bit: 7 ; SM0/FI	6 7 SM1		4 3 2	1 0 TI RI		
, 51/10/11	MOV	SM2 R SCON,	EN TB8 RB8 #50H	;0101,0000 8-bit variable t	paud rate no odd parity bit	
	MOV	TMOD,		;Use Timer 1 as 8 bit auto-re		
	MOV	TH1,	#RELOAD_COU		ount of Timer 1	
	MOV	TL1,	#RELOAD_COU			
· · · · · · · · · · · · · · · · · · ·	ORL	PCON,	_ 1	;baud rate double		
•	ORL	AUXR,	#01000000B	;Use Timer 1 in 1	T mode	
	ANL		#10111111B	;Use Timer 1 in 12		
,	SETB SETB SETB RET	R1/ ES EA		; Start up Timer 1		
;Portal parameter:						
Send_One_Byte:	,			;Send one byte		
	CLR	ES				
	CLR	TI	A	;Clear serial port t	transmit interrupt flag	
Wait Send Finish:	MOV	SBUF,	A			
uit_bond_i iiibii.	JNB	TI,	Wait_Send_Finish	;Wait to finish sen	ıd	
	CLR	TÍ		,		
	SETB	ES				
·	RET				\	
,	END				·\	

There is an example program that demostrates programmable clock out as follows:

```
/* SYSclk = 18.432MHz; T0.T1 and independent baud rate generator all in 1T mode. */
#include "reg51.h"
sfr
         WAKE CLKO
                            = 0x8F:
sfr
         AUXR
                            = 0x8E:
sfr
         BRT
                            = 0x9C:
main()
         TMOD = 0x22:
         // T0 and T1 all in mode 2, 8-bit auto-reload counter
         AUXR = (AUXR \mid 0x80);
                                              // T0 in 1T mode
         AUXR = (AUXR \mid 0x40):
                                              // T1 in 1T mode
                                               // Independent Baud Rate Generator in 1T mode
         AUXR = (AUXR \mid 0x04);
         BRT = (256-74):
                                               //8-bit reload value in BRT. SYSclkO is 124.540KHz
         TH0 = (256-74);
                                     //8-bit reload value in TH0,SYSclkO=18432000/2/74=124540.54
         TH1 = (256-240);
                                               //8-bit reload value in TH1, SYSclkO=18432000/2/240=38400
         WAKE CLKO = (WAKE CLKO | 0x07);
                                     //allow T0, T1 and Independent Baud rate Generator output clock
                                     //start timer 0 as couter, system clock is divided and output
         TR0 = 1:
         TR1 = 1;
                                     //start timer 1 as counter, system clock is divided and output
         AUXR = (AUXR \mid 0x10);
                                     //start independent baud rate generator as counter
         //system clock has been output and could be watched through oscilloscope
         while(1);
```

Application note for Timer in practice:

(1) Real-time Timer

Timer/Counter start running, When the Timer/Counter is overflow, the interrupt request generated, this action handle by the hardware automatically, however, the process which from propose interrupt request to respond interrupt request requires a certain amount of time, and that the delay interrupt request on-site with the environment varies, it normally takes three machine cycles of delay, which will bring real-time processing bias. In most occasions, this error can be ignored, but for some real-time processing applications, which require compensation.

Such as the interrupt response delay, for timer mode 0 and mode 1, there are two meanings: the first, because of the interrupt response time delay of real-time processing error; the second, if you require multiple consecutive timing, due to interruption response delay, resulting in the interrupt service program once again sets the count value is delayed by several count cycle.

If you choose to use Timer/Counter mode 1 to set the system clock, these reasons will produce real-time error for this situation, you should use dynamic compensation approach to reducing error in the system clock, compensation method can refer to the following example program.

www.STCMCU.com	Mobile:(86)13922805190	Tel:086-755-82948412	Fax:86-755-82944243

SETB EA ;enable interrupt	CLR MOV ADD MOV MOV ADDC MOV SETB	EA A, A, TLx, A, THx,	TLx #LOW A THx #HIGH A	;disable interrupt ;read TLx ;LOW is low byte of compensation value ;update TLx ;read THx ;HIGH is high byte of compensation value ;update THx ;enable interrupt
---------------------------	--	-----------------------	---------------------------------------	---

(2) Dynamic read counts

When dynamic read running timer count value, if you do not pay attention to could be wrong, this is because it is not possible at the same time read the value of the TLx and THx. For example the first reading TLx then THx, because the timer is running, after reading TLx, TLx carry on the THx produced, resulting in error; Similarly, after the first reading of THx then TLx, also have the same problems.

A kind of way avoid reading wrong is first reading THx then TLx and read THx once more, if the THx twice to read the same value, then the read value is correct, otherwise repeat the above process. Realization method reference to the following example code.

RDTM: MOV A, THx Save THx to ACC Save TLx to R0 Save TLx to R0 Save TLx to R0 Save TLx to R1 Save THx to R1

Chapter 8 UART with enhanced function

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the receive register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit share the same SFR – SBUF, but actually there is two SBUF in the chip, one is for transmit and the other is for receive.

The serial port can be operated in 4 different modes; Mode 0 provides synchronous communication while Modes 1, 2, and 3 provide asynchronous communication. The asynchronous communication operates as a full-duplex Universal Asynchronous Receiver and Transmitter (UART), which can transmit and receive simultaneously and at different baud rates.

Serial communication involves the transimission of bits of data through only one communication line. The data are transimitted bit by bit in either synchronous or asynchronous format. Synchronous serial communication transmits ont whole block of characters in syschronization with a reference clock while asynchronous serial communication randomly transmits one character at any time, independent of any clock.

				Value after
Symbol	Description	Address	Bit Address and Symbol	Power-on or
			MSB	Reset
BRT	Baud-Rate Timer	9CH		0000 0000B
AUXR	Auxiliary register	8EH	T0x12 T1x12 UART_M0x6 BRTR - BRTx12 XRAM S1BRS	0000 0000B
SCON	Serial Control	98H	SM0/FE SM1 SM2 REN TB8 RB8 TI RI	0000 0000B
SBUF	Serial Buffer	99H		xxxx xxxxB
PCON	Power Control	87H	SMOD SMODO LVDF POF GF1 GF0 PD IDL	0001 0000B
IE	Interrupt Enable	A8H	EA ELVD - ES ETI EXI ETO EXO	0000 0000B
IP	Interrupt Priority Low	В8Н	- PLVD - PS PT1 PX1 PT0 PX0	0000 0000В
SADEN	Slave Address Mask	В9Н		0000 0000B
SADDR	Slave Address	A9H		0000 0000B
AUXR1	Auxiliary register1	A2H	UART_P1 - - GF2 - - DPS	0xxx 0xx0B
WAKE_CLKO	CLK_Output Power down Wake-up control register	8FH	- RXD_PIN_IE T1_PIN_IE T0_PIN_IE - BRTCLKO T1CLKO T0CLKO	0000 0000B

www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

SCON register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI

FE: Framing Error bit. The SMOD0 bit must be set to enable access to the FE bit

- 0: The FE bit is not cleared by valid frames but should be cleared by software.
- 1: This bit set by the receiver when an invalid stop bit id detected.

SM0.SM1: Serial Port Mode Bit 0/1.

SM0	SM1	Description	Baud rate
0	0	8-bit shift register	SYSclk/12
0	1	8-bit UART	variable
1	0	9-bit UART	SYSclk/64 or SYSclk/32(SMOD=1)
1	1	9-bit UART	variable

SM2 : Enable the automatic address recognition feature in mode 2 and 3. If SM2=1, RI will not be set unless the received 9th data bit is 1, indicating an address, and the received byte is a Given or Broadcast address. In mode1, if SM2=1 then RI will not be set unless a valid stop Bit was received, and the received byte is a Given or Broadcast address. In mode 0, SM2 should be 0.

REN: When set enables serial reception.

TB8: The 9th data bit which will be transmitted in mode 2 and 3, RB8: In mode 2 and 3, the received 9th data bit will go into this bit.

TI: Transmit interrupt flag. RI: Receive interrupt flag.

SBUF register

LSB

bit	7	6	5	4	3	2	1	0
name								

It is used as the buffer register in transmission and reception. The serial port buffer register (SBUF) is really two buffers. Writing to SBUF loads data to be transmitted, and reading SBUF accesses received data. These are two separate and distinct registers, the transimit write-only register, and the receive read-only register.

BRT register

LSB

bit	7	6	5	4	3	2	1	0
name								

It is used as the reload register for generating the baud-rate of the secondary UART.

PCON: Power Control register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	SMOD	SMOD0	LVDF	POF	GF1	GF0	PD	IDL

SMOD: double Baud rate control bit.

0: Disable double Baud rate of the UART.

1: Enable double Baud rate of the UART in mode 1,2,or 3.

SMOD0: Frame Error select.

0: SCON.7 is SM0 function.

1: SCON.7 is FE function. Note that FE will be set after a frame error regardless of the state of SMOD0.

AUXR register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	T0x12	T1x12	UART_M0x6	BRTR	-	BRTx12	EXTRAM	S1BRS

T1x12

0 : The clock source of Timer 1 is SYSclk/12.

1 : The clock source of Timer 1 is SYSclk/1.

UART M0x6: Serial Port mode 0 baud rate selector.

0 : Clear to select SYSclk/12 as the baud rate for UART Mode 0.

1 : Set to select SYSclk/2 as the baud rate for UART Mode 0.

BRTR: Independent Baud-rate generator control bit.

0: The independent baud-rate generator is stoped

1 : The independent baud-rate generator is stoped

BRTx12

0 : The independent baud-rate is incremented every 12 system clocks.

1: The independent baud-rate is incremented every system clock.

S1BRS

0: select Timer 1 as the baud-rate generator of the enhanced UART

1: Timer 1 is replaced by the independent baud-rate generator for use of the enhanced UART. In other word, time 1 is released to use in other functions.

SADEN: Slave Address Mask register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name			/					

SADDR: Slave Address register

LSB

bit	В7	В6	В5	В4	В3	B2	B1	В0
name								

SADDR register is combined with SADEN register to form Given/Broadcast Address for automatic address recognition. In fact, SADEN function as the "mask" register for SADDR register. The following is the example for it.

SADDR = 1100 0000 SADEN = 1111 1101

Given = 1100 00x0 — The Given slave address will be checked except bit 1 is treated as "don't care".

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zero in this result is considered as "don't care" and a Broad cast Address of all "don't care". This disables the automatic address detection feature.

Mobile:(86)13922805190 Tel:086-755-82948412 www.STCMCU.com Fax:86-755-82944243

IE: Interrupt Enable Rsgister

(LSB) (MSB) EΑ **ELVD** ES ET1 EX1 ET0 EX0

Enable Bit = 1 enables the interrupt.


Enable Bit = 0 disables it.

Symbol **Position** Function

disables all interrupts, if EA = 0, no interrupt will be acknowledged if EA = 1, each EA IE 7 interrupt source is individually enabled or disabled by setting or clearing its enable bit.

ES IE 4 Serial Port interrupt enable bit

IP: Interrupt Priority Low Register



Priority bit = 1 assigns high priority. Priority bit = 0 assigns low priority.

Symbol Position **Function**

PS IP.4 Serial Port interrupt priority bit.

AUXR1 register

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name	UART_P1	~	-	-	GF2	-	-	DPS

UART P1

0: UART on Port 3(RXD/P3.0, TXD/P3.1).

1: UART on Port 1(RXD/P1.6.TXD/P1.7).

GF2: General Flag. It can be used by software.

DPS

0 : DPTR0 is selected(Default).

1 : The secondary DPTR(DPTR1) is switched to use.

WAKE CLKO register

	bit	В7	В6	B5	B4	В3	B2	B1	В0
Γ	name	-	RXD_PIN_IE	T1 PIN IE	TO PIN IE	-	BRTCKLO	T1CKLO	T0CKLO

RXD PIN IE: When set and the associated-UART interrupt control registers is configured correctly, the RXD pin (P3.0) is enabled to wake up MCU from power-down state.

T1 PIN IE: When set and the associated-Timer1 interrupt control registers is configured correctly, the T1 pin (P3.5) is enabled to wake up MCU from power-down state.

TO PIN IE: When set and the associated-Timer0 interrupt control registers is configured correctly, the T1 pin (P3.4) is enabled to wake up MCU from power-down state.

BRTCKLO: When set, P1.0 is enabled to be the clock output of Baud-Rate Timer (BRT). The clock rate is BRG overflow rate divided by 2.

T1CKLO: When set, P3.5 is enabled to be the clock output of Timer 1. The clock rate is Timer 1 overflow rate divided by 2.

T0CKLO: When set, P3.4 is enabled to be the clock output of Timer 0. The clock rate is Timer 0 overflow rate divided by 2.

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

8.1 UART Mode of Operation

8-Bit Shift Register (Mode 0)

Mode 0, selected by writing 0s into bits SM1 and SM0 of SCON, puts the serial port into 8-bit shift register mode. Serial data enters and exits through RXD, and TXD outputs the shift clock. Eight data bits are transmitted/received with the least-significant (LSB) first. The baud rate is fixed at 1/12 the System clock cycle in the default state. If AUXR.5(UART_M0x6) is set, the baud rate is 1/2 System clock cycle.


Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a "1" into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full system clock cycle will elapse between "write to SBUF," and activation of SEND.


SEND transfers the output of the shift register to the alternate output function line of P3.0, and also transfers Shift Clock to the alternate output function line of P3.1. At the falling edge of the Shift Clock, the contents of the shift register are shifted one position to the right.

As data bits shift out to the right, "0" come in from the left. When the MSB of the data byte is at the output position of the shift register, then the "1" that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contains zeroes. This condition flags the TX Control block to do one last shift and then deactivate SEND and set TI. Both of these actions occur after "write to SBUF".

Reception is initiated by the condition REN=1 and RI=0. After that, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE. RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.1.At RECEIVE is active, the contents of the receive shift register are shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin the rising edge of Shift clock.

As data bits come in from the right, "1"s shift out to the left. When the "0" that was initially loaded into the right-most position arrives at the left-most position in the shift register, it flags the RX Control block to do one last shift and load SBUF. Then RECEIVE is cleared and RI is set.





8-Bit UART with Variable Baud Rate (Mode 1)

10 bits are transmitted through TXD or received through RXD. The frame data includes a start bit(0), 8 data bits and a stop bit(1). One receive, the stop bit goes into RB8 in SFR - SCON. The baud rate is determined by the Timer 1 or BRT overflow rate.

```
Baud rate in mode 1 = (2^{SMOD}/32) x timer 1 overflow rate (if AUXR.0/S1BRS=0)
                   = (2^{\text{SMOD}}/32) x BRT overflow rate
                                                          (if AUXR.0/S1BRS=1)
```

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a "1" into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually happens at the next rollover of divided-by-16 counter. Thus the bit times are synchronized to the divided-by-16 counter, not to the "write to SBUF" signal.

The transmission begins with activation of SEND, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeroes are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeroes. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."


Reception is initiated by a 1-to-0 transition detected at RXD. For this purpose, RXD is sampled at a rate of 16 times the established band rate. When a transition is detected, the divided-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divided-by-16 counter aligns its roll-overs with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done to reject noise. In order to reject false bits, if the value accepted during the first bit time is not a 0, the receive circuits are reset and the unit continues looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit is valid, it is shifted into the input shift register, and reception of the rest of the frame proceeds.

As data bits come in from the right, "1"s shift out to the left. When the start bit arrives at the left most position in the shift register (which is a 9-bit register in Mode 1), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8 and to set RI is generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 1) RI=0 and
- 2) Either SM2=0, or the received stop bit = 1

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time, whether or not the above conditions are met, the unit continues looking for a 1-to-0 transition in RXD.



9-Bit UART with Fixed Baud Rate (Mode 2)

11 bits are transmitted through TXD or received through RXD. The frame data includes a start bit(0), 8 data bits, a programmable 9th data bit and a stop bit(1). On transmit, the 9th data bit comes from TB8 in SCON. On receive, the 9th data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 the System clock cycle.

Baud rate in mode $2 = (2^{SMOD}/64) \times SYSclk$

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually happens at the next rollover of divided-by-16 counter. Thus the bit times are synchronized to the divided-by-16 counter, not to the "write to SBUF" signal.

The transmission begins when /SEND is activated, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that. The first shift clocks a "1" (the stop bit) into the 9th bit position on the shift register. Thereafter, only "0"s are clocked in. As data bits shift out to the right, "0"s are clocked in from the left. When TB8 of the data byte is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contains "0"s. This condition flags the TX Control unit to do one last shift, then deactivate /SEND and set TI. This occurs at the 11th divided-by-16 rollover after "write to SBUF".

Reception is initiated by a 1-to-0 transition detected at RXD. For this purpose, RXD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divided-by-16 counter is immediately reset, and 1FFH is written into the input shift register.

At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done to reject noise. In order to reject false bits, if the value accepted during the first bit time is not a 0, the receive circuits are reset and the unit continues looking for another 1-to-0 transition. If the start bit is valid, it is shifted into the input shift register, and reception of the rest of the frame proceeds.

As data bits come in from the right, "1"s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which is a 9-bit register in Mode-2 and 3), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8 and to set RI is generated if, and only if, the following conditions are met at the time the final shift pulse is generated.:


- 1) RI=0 and
- 2) Either SM2=0, or the received 9^{th} data bit = 1

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the first 8 data bits go into SBUF, and RI is activated. At this time, whether or not the above conditions are met, the unit continues looking for a 1-to-0 transition at the RXD input.

Note that the value of received stop bit is irrelevant to SBUF, RB8 or RI.

Fax:86-755-82944243

www.STCMCU.com



9-Bit UART with Variable Baud Rate (Mode 3)

Mode 3 is the same as mode 2 except the baud rate is variable.


```
Baud rate in mode 3 = (2^{SMOD}/32) x timer 1overflow rate (if AUXR.0/S1BRS=0)
= (2^{SMOD}/32) x BRT overflow rate (if AUXR.0/S1BRS=1)
```

In all four modes, transmission is initiated by any instruction that use SBUF as a destination register. Reception is initiated in mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit with 1-to-0 transition if REN=1.

Fax:86-755-82944243

8.2 Frame Error Detection

When used for frame error detect, the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6(SMOD0). If SMOD0 is set then SCON.7 functions as FE, SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE, SCON.7 can only be cleared by software. Refer to the following figure.




UART Frame Error Detection

8.3 Multiprocessor Communications

Modes 2 and 3 have a special provision for multiproceasor communications. In these modes 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a vatid stop bit is received.



8.4 Automatic Address Recognition

Automatic Address Recognition is a future which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9-bit UART modes, Mode 2 and Mode 3, the Receive interrupt flag(RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9-bit mode requires that the 9th information bit is a "1" to indicate that the received information is an address and not data.

The 8-bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the given slave address or addresses. All of the slaves may be contacted by using the broadcast address. Two special function registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized which excluding others. The following examples will help to show the versatility of this scheme:

```
Slave 0 SADDR = 1100 0000

SADEN = 1111 1101

GIVEN = 1100 00x0

Slave 1 SADDR = 1100 0000

SADEN = 1111 1110

GIVEN = 1100 000x
```

In the previous example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a "0" in bit 0 and it ignores bit 1. Slave 1 requires a "0" in bit 1 and bit 0 is ignored. A unique address for slave 0 would be 11000010 since slave 1 requires a "0" in bit 1. A unique address for slave 1 would be 11000001 since a "1" in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0=0 (for slave 0) and bit 1 =0 (for salve 1). Thus, both could be addressed with 11000000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR = 1100 0000 SADEN = 1111 1001 GIVEN = 1100 0xx0
Slave 1	SADDR = 1110 0000 SADEN = 1111 1010 GIVEN = 1110 0x0x
Slave 2	SADDR = 1110 0000 SADEN = 1111 1100 GIVEN = 1110 00xx

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 11100110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 11100101. Slave 2 requires that bit 2=0 and its unique address is 11100011. To select Salve 0 and 1 and exclude Slave 2, use address 11100100, since it is necessary to make bit2=1 to exclude Slave 2.

The Broadcast Address for each slave is created by taking the logic OR of SADDR and SADEN. Zeros in this result are trended as don't cares. In most cares, interpreting the don't cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR and SADEN are loaded with "0"s. This produces a given address of all "don't cares as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51-type UART drivers which do not make use of this feature.

Example: write an program that continually transmits characters from a transmit buffer. If incoming characters are detected on the serial port, store them in the receive buffer starting at internal RAM location 50H. Assume that the STC11F/10Fxx MCU serial port has already been initialized in mode 1. **Solution:**

	ORG	0030H		mile
	MOV	R0,	#30H	;pointer for tx buffer
	MOV	R1,	#50H	;pointer for rx buffer
LOOP:	JB	RI,	RECEIVE	;character received?
LOOF.	JD	Νı,	RECEIVE	
	JB	TI	TV	;yes: process it
	JD	TI,	TX	;previous character transmitted?
	CD (D	LOOD	1	;yes: process it
TD3.7	SJMP	LOOP	○ P .0	;no: continue checking
TX:	MOV	A,	@R0	;get character from tx buffer
	MOV	C,	P	;put parity bit in C
	CLR	C		;change to odd parity
	MOV	ACC.7,	C	;add to character code
	CLR	TI		;clear transmit flag
	MOV	SBUF,	A	;send character
	CLR	ACC.7		strip off parity bit;
	INC	R0		;point to next character in buffer
	CJNE	R0,	#50H, LOOP	;end of buffer?
				;no: continue
	MOV	R0,	#30H	;yes: recycle
	SJMP	LOOP		;continue checking
RX:	CLR	RI		;clear receive flag
	MOV	A,	SBUF	;read character into A
	MOV	C,	P	; for odd parity in A, P should be set
	CPL	C		;complementing correctly indicates "error"
	CLR	ACC.7		strip off parity
	MOV	@R1,	A	store received character in buffer
	INC	R1		;point to next location in buffer
	SJMP	LOOP		;continue checking
	END			,

Fax:86-755-82944243

8.5 Buad Rates

The baud rate in Mode 0 is fixed:

$$\label{eq:mode 0 Baud Rate} \begin{tabular}{ll} & SYSclk & when AUXR.5/UART_M0x6 = 0 \\ & or = & & \\ \hline & 2 & when AUXR.5/UART_M0x6 = 1 \\ \hline \end{tabular}$$

The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD =0 (which is the value on reset), the baud rate $^{1}/_{64}$ the System clock cycle. If SMOD = 1, the baud rate is $^{1}/_{32}$ the System clock cycle.

Mode 2 Baud Rate =
$$\frac{2^{\text{SMOD}}}{64} \times (\text{SYSclk})$$

In the STC11F/10Fxx series, the baud rates in Modes 1 and 3 are determined by Timer1 or BRT overflow rate. The baud rate in Mode 1 and 3 are fixed:

Mode 1,3 Baud rate =
$$(2^{SMOD}/32)$$
 x timer 1 overflow rate (if AUXR.0/S1BRS=0) = $(2^{SMOD}/32)$ x BRT overflow rate (if AUXR.0/S1BRS=1)

Timer 1 overflow rate = $(SYSclk/12)/(256 - TH1)$;

BRT overflow rate = $(SYSclk/2)/(256 - BRT)$, when AUXR.2/BRTx12=1 or = $(SYSclk/2/12)/(256 - BRT)$, when AUXR.2/BRTx12=0

When Timer 1 is used as the baud rate generator, the Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "cormter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B).

One can achieve very low baud rate with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload.

The following figure lists various commonly used baud rates and how they can be obtained from Timer 1.

			Timer 1			
Baud Rate	$\mathbf{f}_{\mathrm{OSC}}$	SMOD	C/T	Mode	Reload Value	
Mode 0 MAX:1MHZ	12MHZ	X	X	X	X	
Mode 2 MAX:375K	12MHZ	1	X	X	X	
Mode 1,3:62.5K	12MHZ	1	0	2	FFH	
19.2K	11.059MHZ	1	0	2	FDH	
9.6K	11.059MHZ	0	0	2	FDH	
4.8K	11.059MHZ	0	0	2	FAH	
2.4K	11.059MHZ	0	0	2	F4H	
1.2K	11.059MHZ	0	0	2	E8H	
137.5	11.986MHZ	0	0	2	1DH	
110	6MHZ	0	0	2	72H	
110	12MHZ	0	0	1	FEEBH	

Timer 1 Generated Commonly Used Baud Rates

The following program is an example that domestrates UART communication with independent baud rate generator.

```
·/*_____*/
:/* --- STC MCU International Limited -----*/
:/* --- STC 1T Series MCU UART Communication Demo -----*/
:/* --- Mobile: (86)13922805190 -----*/
:/* --- Fax: 86-755-82944243 -----*/
:/* --- Tel: 86-755-82948412 -----*/
:/* --- Web: www.STCMCU.com -----*/
:/* If you want to use the program or the program referenced in the */
:/* article. please specify in which data and procedures from STC */
-/*_____*/
                                              Limited
#include<reg51.h>
#include<intrins.h>
sfr
       AUXR = 0x8E;
sfr
       AUXR1 = 0xA2;
sfr
       BRT
              = 0x9C:
       MCU Start LED = P1^4;
sbit
//unsigned char array[9] = \{0,2,4,6,8,10,12,14,16\};
unsigned char array[9] = \{0x00, 0x02, 0x04, 0x06, 0x08, 0x0A, 0x0C, 0x0E, 0x10\};
#define RELOAD COUNT
                             0xfb
                                    //18.432MHz, 12T, SMOD=0, 9600bps
void serial port initial();
void send UART(unsigned char);
void UART Interrupt Receive(void);
void delay (void);
void display MCU Start LED (void);
void main(void)
       unsigned char
                     i = 0:
       serial port initial();
                                    //initialize serial port
       display MCU Start LED();
                                    //open LED indicator, MCU start-up
       send UART (0x34);
                                    //UART send data
       send UART(0xa7);
       for(i=0: i<9: i++)
              send UART(array[i]);
       while(1);
```

Tel:86-755-82948412

www.STCMCU.com

```
void serial port initial()
                                               //use Timer 1 for baud rate generator
         SCON
                  = 0x50:
                                               //0101.0000 8-bit variable baud rate, no odd parity bit
         TMOD = 0x21;
                                               //0011,0001 use Timer 1 for 8-bit auto-reload counter
                                               //set Timer 1 auto-reload value
         TH1
                  = RELOAD COUNT:
         TL1
                  = RELOAD COUNT;
         TR1
                                               //start Timer 1
                  = 1;
         ES
                  = 1:
                                               //enable serial port interrupt
         EA
                                               //set global enable bit
                  = 1;
*/
void serial port initial()
                                               //use independent baud rate generator for baud rate generator
         SCON
                                               //0101,0000 8-bit variable baud rate, no odd parity bit
                  = 0x50;
         BRT
                  = RELOAD COUNT;
         AUXR
                  = 0x11:
                  //T0x12, T1x12, UART M0x6, BRTR, BRTx12, XRAM, S1BRS
                  //Baud = SYSclk / (256-RELOAD COUNT)/32/12
                                                                            (12T mode)
                  //Baud = SYSclk / (256-RELOAD COUNT)/32
                                                                            (1T mode)
                  //Baud = 1, start independent baud rate generator
                  //S1BRS = 1, UART use independent band rate generator for band rate generator
                  //Timer 1 can be released to timer, counter or clock-output
         //AUXR = 0x80;
                                      //if enable this instruction, serial port would be P1 port rather than P3
                                      //enable serial port interrupt
         ES
                   = 1:
         EA
                                      //set global enable bit
}
void send UART(unsigned char i)
         ES
                   = 0:
                                      //close serial port interrupt
         ΤI
                   = 0:
                                      //clear UART transmit interrupt flag
         SBUF
                  =i:
                                      //wait to finish transmit
         while (TI == 0);
         TI = 0:
                                      //clear UART transmit interrupt flag
         ES
                                     //enable serial port interrupt
                   = 1;
void UART Interrupt Receive (void) interrupt 4
         unsigned char
                            k = 0;
         if(RI == 1)
                   RI = 0;
                   k = SBUF;
                   send UART (k+1);
```

}

```
Mobile:(86)13922805190
        else
        {
                 TI = 0;
void delay (void)
        unsigned int j = 0;
        unsigned int g = 0;
        for (j=0; j<5; j++)
                 for (g=0; g<50000; g++)
                                                  Limited
                          _nop_( );
                         nop ();
                          nop ();
                 }
                                   MCU
}
void display MCU Start LED (void)
        unsigned char
                         i = 0;
        for (i=0; i<5; i++)
                 MCU Start LED = 0;
                                          //open MCU-Start-LED indicator
                 delay();
                                          //close MCU-Start-LED indicator
                 MCU Start LED = 1;
                 delay();
                                          //open MCU-Start-LED indicator
                 MCU Start LED = 0;
```

Chapter 9 IAP/EEPROM

The ISP in STC11Fxx/10xx series makes it possible to update the user's application program and non-volatile application data (in IAP-memory) without removing the MCU chip from the actual end product. This useful capability makes a wide range of field-update applications possible. (Note ISP needs the loader program preprogrammed in the ISP-memory.) In general, the user needn't know how ISP operates because STC has provided the standard ISP tool and embedded ISP code in STC shipped samples. But, to develop a good program for ISP function, the user has to understand the architecture of the embedded flash.

Fax:86-755-82944243

The embedded flash consists of 128 pages. Each page contains 512 bytes. Dealing with flash, the user must erase it in page unit before writting (programming) data into it.

Erasing flash means setting the content of that flash as FFH. Two erase modes are available in this chip. One is mass mode and the other is page mode. The mass mode gets more performance, but it erases the entire flash. The page mode is something performance less, but it is flexible since it erases flash in page unit. Unlike RAM's real-time operation, to erase flash or to write (program) flash often takes long time so to wait finish.

Furthermore, it is a quite complex timing procedure to erase/program flash. Fortunately, the STC11F/10Fxx carried with convenient mechanism to help the user read/change the flash content. Just filling the target address and data into several SFR, and triggering the built-in ISP automation, the user can easily erase, read, and program the embedded flash.

The In-Application Program feature is designed for user to Read/Write nonvolatile data flash. It may bring great help to store parameters those should be independent of power-up and power-done action. In other words, the user can store data in data flash memory, and after he shutting down the MCU and rebooting the MCU, he can get the original value, which he had stored in.

The user can program the data flash according to the same way as ISP program, so he should get deeper understanding related to SFR IAP_DATA, IAP_ADDRL, IAP_ADDRH, IAP_CMD, IAP_TRIG, and IAP_CONTR.

9.1 IAP / ISP Control Register

The following special function registers are related to the IAP/ISP operation. All these registers can be accessed by software in the user's application program.

Symbol	Description	Address	Bit Address and Symbol MSB LSB	Value after Power-on or Reset
IAP_DATA	ISP/IAP Flash Data Register	С2Н		1111 1111B
IAP_ADDRH	ISP/IAP Flash Address High	СЗН		0000 0000B
IAP_ADDRL	ISP/IAP Flash Address Low	С4Н		0000 0000B
IAP_CMD	ISP/IAP Flash Command Register	С5Н	MS1 MS0	xxxx x000B
IAP_TRIG	ISP/IAP Flash Command Trigger	С6Н		xxxx xxxxB
IAP_CONTR	ISP/IAP Control Register	С7Н	IAPEN SWBS SWRST CMD_FAIL - WT2 WT1 WT0	0000 x000B
PCON	Power Control	87H	SMOD SMODO LVDF POF GF1 GF0 PD IDL	0011 0000B

Mobile:(86)13922805190 Tel:086-755-82948412 www.STCMCU.com Fax:86-755-82944243

IAP DATA: ISP/IAP Flash Data Register

LSB

bit	В7	В6	В5	B4	В3	B2	B1	В0
name								

IAP DATA is the data port register for ISP/IAP operation. The data in IAP DATA will be written into the desired address in operating ISP/IAP write and it is the data window of readout in operating ISP/ IAP read.

IAP ADDRH: ISP/IAP Flash Address High

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name								

IAP ADDRH is the high-byte address port for all ISP/IAP modes.

IAP ADDRH[7:5] must be cleared to 000, if one bit of IAP ADDRH[7:5] is set, the IAP/ISP write Limite function must fail.

IAP ADDRL: ISP/IAP Flash Address Low

LSB

bit	В7	В6	B5	B4	В3	B2	B1	В0
name			1					

IAP ADDRL is the low port for all ISP/IAP modes. In page erase operation, it is ignored.

IAP CMD: ISP/IAP Flash Command Register

LSB

bit	В7	В6	B5	В4	В3	B2	B1	В0
name	-	-	-	-	-	-	MS1	MS0

B7~B2: Reserved.

MS1, MS0: ISP/IAP operating mode selection. IAP CMD is used to select the flash mode for performing numerous ISP/IAP function or used to access protected SFRs.

0, 0 : Standby

0, 1 : Data Flash/EEPROM read.

1, 0 : Data Flash/EEPROM program.

1, 1: Data Flash/EEPROM page erase.

IAP TRIG: ISP/IAP Flash Command Trigger.

LSB

bit	В7	В6	В5	B4	В3	B2	B1	В0
name								

IAP TRIG is the command port for triggering ISP/IAP activity and protected SFRs access. If IAP TRIG is filled with sequential 0x5Ah, 0xA5h and if IAPEN(IAP CONTR.7) = 1, ISP/IAP activity or protected SFRs access will triggered.

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

IAP CONTR: ISP/IAP Control Register

LSB

bit	В7	В6	B5	В4	В3	B2	B1	В0
name	IAPEN	SWBS	SWRST	CMD_FAIL	-	WT2	WT1	WT0

IAPEN: ISP/IAP operation enable.

0 : Global disable all ISP/IAP program/erase/read function.

1: Enable ISP/IAP program/erase/read function.

SWBS: software boot selection control.

0: Boot from main-memory after reset.

1: Boot from ISP memory after reset.

SWRST: software reset trigger control.

0: No operation

1: Generate software system reset. It will be cleared by hardware automatically.

CMD FAIL: Command Fail indication for ISP/IAP operation.

0: The last ISP/IAP command has finished successfully.

1: The last ISP/IAP command fails. It could be caused since the access of flash memory was inhibited.

B3: Reserved. Software must write "0" on this bit when IAP_CONTR is written.

WT2~WT0: Waiting time selection while flash is busy.

Setting	g wait	times	CPU wait times					
WT2	WT1	WT0	Read	Program	Sector Erase	Recommended System		
W12	VV 1 1	WIO	Read	<=55uS	<=21mS	Clock Frequency (MHz)		
1	1	1	2 SYSclks	55 SYSclks	21012 SYSclks	< 1MHz		
1	1	0	2 SYSclks	110 SYSclks	42024 SYSclks	< 2MHz		
1	0	1	2 SYSclks	165 SYSclks	63036 SYSclks	< 3MHz		
1	0	0	2 SYSclks	330 SYSclks	126072 SYSclks	< 6MHz		
0	1	1	2 SYSclks	660 SYSclks	252144 SYSclks	< 12MHz		
0	1	0	2 SYSclks	1100 SYSclks	420240 SYSclks	< 20MHz		
0	0	1	2 SYSclks	1320 SYSclks	504288 SYSclks	< 24MHz		
0	0	0	2 SYSclks	1760 SYSclks	672384 SYSclks	< 30MHz		

9.2 STC11F/10Fxx series internal EEPROM allocation table

T.	EEPROM	Sector	Begin_Sector	End_Sector
Type	(Byte)	Numbers	Begin_Address	End_Address
STC11F01E/STC11L01E	2K	4	0000H	7FFH
STC11F02E/STC11L02E	2K	4	0000Н	7FFH
STC11F03E/STC11L03E	2K	4	0000Н	7FFH
STC11F04E/STC11L04E	1K	2	0000Н	3FFH
STC11F05E/STC11L05E	1K	2	0000Н	3FFH
STC11Fxx / STC11Lxx serie	es MCU inter	nal EEPROM	Selection Table	
Т	EEPROM	Sector	Begin_Sector	End_Sector
Туре	(Byte)	Numbers	Begin_Address	End_Address
STC11F08XE/STC11L08XE	53K	106	0000Н	0D3FFH
STC11F16XE/STC11L16XE	45K	90	0000Н	0B3FFH
STC11F20XE/STC11L20XE	29K	58	0000Н	73FFH
STC11F32XE/STC11L32XE	29K	58	0000Н	73FFH
STC11F40XE/STC11L40XE	21K	42	0000H	53FFH
STC11F48XE/STC11L48XE	13K	26	0000Н	33FFH
STC11F52XE/STC11L52XE	9K	18	0000H	23FFH
STC11F56XE/STC11L56XE	5K	10	0000Н	13FFH
STC11F60XE/STC11L60XE	1K 1	2	0000Н	3FFH
STC10Fxx / STC10Lxx seri	es MCU inter	nal EEPROM	I Selection Table	
Tuna	EEPROM	Sector	Begin_Sector	End_Sector
Type	(Byte)	Numbers	Begin_Address	End_Address
STC10F02XE/STC10L02XE	5K	10	0000Н	13FFH
STC10F04XE/STC10L04XE	5K	10	0000Н	13FFH
STC10F06XE/STC10L06XE	5K	10	0000Н	13FFH
STC10F08XE/STC10L08XE	5K	10	0000Н	13FFH
STC10F10XE/STC10L10XE	3K	6	0000Н	0BFFH
STC10F12XE/STC10L12XE	1 K	2	0000H	3FFH

Address reference table in detail (512 bytes per sector)

Sect	or 1	Secto	or 2	Secto	or 3	Sect	or 4	
Start	End	Start	End	Start	End	Start	End	
0000H	01FFH	0200H	03FFH	0400H	05FFH	0600H	07FFH	
Secto	or 5	Secto	or 6	Secto	or7	Sect	or 8	
Start	End	Start	End	Start	End	Start	End	
0800H	09FFH	0A00H	0BFFH	0C00H	0DFFH	0E00H	0FFFH	
Secto	or 9	Secto	r 10	Sector	r 11	Secto	or 12	
Start	End	Start	End	Start	End	Start	End	
1000H	11FFH	1200H	13FFH	1400H	15FFH	1600H	17FFH	
Secto	r 13	Secto	r 14	Sector	r 15	Sector 16		
Start	End	Start	End	Start	End	Start	End	
1800H	19FFH	1A00H	1BFFH	1C000H	1DFFH	1E00H	1FFFH	
Secto	Sector 17		r 18	Sector	r 19	Secto	or 20	
Start	End	Start	End	Start	End	Start	End	
2000H	21FFH	2200H	23FFH	2400H	25FFH	2600H	27FFH	
Secto	or 21	Secto	r 22	Sector	r 23	Secto	or 24	

Start	End	Start	End	Start	End	Start	End
2800H	29FFH	2A00H	2BFFH	2C00H	2DFFH	2E00H	2FFFH
Sector	25	Sector	r 26	Secto	r 2.7	Sector 28 Start End 3600H 37FFH	
Start	End	Start	End	Start	End	Start	End
3000H	31FFH	3200H	33FFH	3400H	35FFH	3600H	37FFH
Sector	29	Sector	r 30	Secto	r 31	Secto	or 32
Start	End	Start	End	Start	End	Sector Start 3E00H	End
3800H	39FFH	3A00H	3BFFH	3C000H	3DFFH	3E00H	3FFFH
Sector	33	Sector	r 34	Secto	r 35	Sector Start 4600H	or 36
Start	End	Start	End	Start	End	Start	End
4000H	41FFH	4200H	43FFH	4400H	45FFH	4600H	47FFH
Sector	. 37	Sector	r 38	Secto	r 39	Secto	or 40
Start	End	Start	End	Start	End	Start 4E00H	End
4800H	49FFH	4A00H	4BFFH	4C00H	4DFFH	4E00H	
Sector	41	Sector	r 42	Secto Start	r 43	Secto	or 44
Start	End	Start	End	Start	End	Start	End
5000H	51FFH	5200H	53FFH	5400H	55FFH	5600H	57FFH
Sector	45	Sector	r 46	Secto	r 47	Sector 48	
Start	End	Start	End	Start	End	Start	End
5800H	59FFH	5A00H	5BFFH	5C00H	5DFFH	5E00H	5FFFH
Sector	49	Sector Start 6200H	r 50	Secto Start	r 51	Secto	or 52
Start	End	Start	End	✓ Start	End	Start 6600H	End
6000H	61FFH	6200H	63FFH	6400H	65FFH	6600H	67FFH
Sector	: 53	Sector	r 54	Secto	r 55	Secto	or 56
Start	End	Start	End	Start	End	Start	End
6800H	69FFH	6A00H	6BFFH	6C00H	6DFFH	6E00H	6FFFH
Sector	57	Sector	r 58	Secto	r 59	Secto	or 60
Start	End	Start	End	Start	End	Start 7600H	End
7000H	71FFH	7200H	73FFH	74000H	75FFH	7600H	77FFH
Sector 61		Sector	r 62	Secto	r 63	Secto	or 64
Start	End	Start	End	Start	End	Start	End
7800H	79FFH	7A00H	7BFFH	7C00H	7DFFH	7E00H	7FFFH

Named IAP11xx or IAP10xx MCU, there is no independent EEPROM, but whole program flash area can be used as EEPROM, you can use the IAP control register to modify the program area. Detailed address for IAP11/10xx, please consult the table below.

IAP11F06/IAP11L06 (512 bytes per sector)

Sector 1		Sector	r 2	Secto	or 3	Sector 4		
Start	End	Start	End	Start	End	Start	End	
0000H	01FFH	0200H	03FFH	0400H	05FFH	0600H	07FFH	
Sector 5		Secto	r 6	Secto	or7	Sector 8		
Start	End	Start	End	Start	End	Start	End	
0800H	09FFH	0A00H	0BFFH	0C00H	0DFFH	0E00H	0FFFH	
Sector 9		Sector	10	Sector	r 11	Secto	or 12	
Start	End	Start	End	Start	End	Start	End	
1000H	11FFH	1200H	13FFH	1400H	15FFH	1600H	17FFH	

www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

IAP10F14X/ IAP10L14X(512 bytes per sector)

Sector 1		or 1	Sect	or 2	Secto	or 3	Secto	or 4		
	Start	End	Start	End	Start	End	Start	End		
	0000H	01FFH	0200H	03FFH	0400H	05FFH	0600H	07FFH		
	Secto	or 5	Sect	or 6	Secto	or7	Secto	or 8		
	Start	End	Start	End	Start	End	Start	End		
	H0080	09FFH	0A00H	0BFFH	0C00H	0DFFH	0E00H	0FFFH		
	Secto	or 9	Secto	or 10	Secto	r 11	Secto	r 12		
	Start	End	Start	End	Start	End	Start	End		
	1000H	11FFH	1200H	13FFH	1400H	15FFH	1600H	17FFH		
	Secto	r 13	Secto	or 14	Secto	r 15	Secto	0600H 07FFH Sector 8 Start End 0E00H 0FFFH Sector 12 Start End 1600H 17FFH Sector 16 End Start End 1E00H 1FFFH Sector 20 Start Start End 2600H 27FFH Sector 24 Start Start End 2E00H 2FFFH Sector 28 Start End		
	Start	End	Start	End	Start	End	Start	End		
	1800H	19FFH	1A00H	1BFFH	1C000H	1DFFH	1E00H	1FFFH		
	Secto	r 17	Secto	or 18	Secto	r 19	Secto	1E00H 1FFFH Sector 20		
	Start	End	Start	End	Start	End	Start	End		
	2000H	21FFH	2200H	23FFH	2400H	25FFH	2600H	27FFH		
	Sector 21		Secto	or 22	Secto	r 23	Secto	r 24		
	Start	End	Start	End	Start	End 🖊	Start	End		
	2800H	29FFH	2A00H	2BFFH	2C00H	2DFFH	2E00H	2FFFH		
	Sector 25		Secto	or 26	Secto		Secto	r 28		
	Start	End	Start	End	Start	End	Start	End		
	3000H	31FFH	3200H	33FFH	3400H	35FFH	3600H	37FFH		



9.3 IAP/EEPROM Assembly Language Program Introduction

; /*It is decided by the assembler/compiler used by users that whether the SFRs addresses are declared by the DATA or the EOU directive*/

IAP_DATA	DATA	0C2H	or	IAP_DATA	EQU	0C2H
IAP_ADDRH	DATA	0C3H	or	IAP_ADDRH	EQU	0C3H
IAP_ADDRL	DATA	0C4H	or	IAP_ADDRL	EQU	0C4H
IAP_CMD	DATA	0C5H	or	IAP_CMD	EQU	0C5H
IAP_TRIG	DATA	0C6H	or	IAP_TRIG	EQU	0C6H
IAP CONTR	DATA	0C7H	or	IAP CONTR	EOU	0C7H

:/*Define ISP/IAP/EEPROM command and wait time*/

ISP_IAP_BYTE_READ	EQU	1	;Byte-Read
ISP_IAP_BYTE_PROGRAM	EQU	2	;Byte-Program
ISP_IAP_SECTOR_ERASE	EQU	3	;Sector-Erase
WAIT TIME	EQU	0	;Set wait time

```
:/*Byte-Read*/
```

```
IAP ADDRH,
                        #BYTE ADDR HIGH
                                                Set ISP/IAP/EEPROM address high
MOV
MOV
       IAP ADDRL,
                        #BYTE ADDR LOW
                                                Set ISP/IAP/EEPROM address low
MOV
       IAP CONTR,
                        #WAIT TIME
                                                :Set wait time
       IAP CONTR,
                        #10000000B
ORL
                                                Open ISP/IAP function
MOV
       IAP CMD,
                        #ISP IAP BYTE READ
                                                ;Set ISP/IAP Byte-Read command
MOV
       IAP TRIG,
                        #5AH
                                                ;Send trigger command1 (0x5a)
        IAP TRIG,
MOV
                        #0A5H
                                                :Send trigger command2 (0xa5)
NOP
                        ;CPU will hold here until ISP/IAP/EEPROM operation complete
MOV
                IAP DATA
                                :Read ISP/IAP/EEPROM data
```

:/*Disable ISP/IAP/EEPROM function, make MCU in a safe state*/

```
MOV
        IAP CONTR,
                         #0000000B
                                          ;Close ISP/IAP/EEPROM function
        IAP CMD,
MOV
                         #0000000B
                                          :Clear ISP/IAP/EEPROM command
:MOV
        IAP TRIG,
                         #0000000B
                                          ;Clear trigger register to prevent mistrigger
        IAP ADDRH,
                                    ;Set address high(80h), Data ptr point to non-EEPROM area
;MOV;
                         #80H
                                    ;Clear IAP address to prevent misuse
:MOV
        IAP ADDRL,
                         #00
```

:/*Byte-Program, if the byte is null(0FFH), it can be programmed; else, MCU must operate Sector-Erase firstly, and then can operate Byte-Program.*/ W. LODIAD/FEDDOM 1.4

MOV	IAP_DATA,	#ONE_DATA	;Write ISP/IAP/EEPROM data
MOV	IAP_ADDRH,	#BYTE_ADDR_HIGH	;Set ISP/IAP/EEPROM address high
MOV	IAP_ADDRL,	#BYTE_ADDR_LOW	;Set ISP/IAP/EEPROM address low
MOV	IAP_CONTR,	#WAIT_TIME	;Set wait time
ORL	IAP_CONTR,	#10000000B	;Open ISP/IAP function
MOV	IAP_CMD,	#ISP_IAP_BYTE_READ	;Set ISP/IAP Byte-Read command
MOV	IAP_TRIG,	#5AH	;Send trigger command1 (0x5a)
MOV	IAP_TRIG,	#0A5H	;Send trigger command2 (0xa5)
NOP		:CPU will hold here until IS	P/IAP/EEPROM operation complete

www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

```
;/*Disable ISP/IAP/EEPROM function, make MCU in a safe state*/
                IAP CONTR.
                                  #0000000B
                                                   :Close ISP/IAP/EEPROM function
        MOV
                IAP CMD,
        MOV
                                  #0000000B
                                                   ;Clear ISP/IAP/EEPROM command
                 IAP TRIG,
        :MOV
                                  #0000000B
                                                   :Clear trigger register to prevent mistrigger
                 IAP ADDRH,
                                             ;Set address high(80h), Data ptr point to non-EEPROM area
        ;MOV;
                                  #80H
        :MOV
                IAP ADDRL,
                                  #00
                                             ;Clear IAP address to prevent misuse
:/*Erase one sector area, there is only Sector-Erase instead of Byte-Erase, every sector area account for 512
bytes*/
        MOV
                IAP ADDRH,
                                  #SECTOT FIRST BYTE ADDR HIGH
                                                            :Set the sector area starting address high
                                  #SECTOT FIRST BYTE ADDR LOW
        MOV
                IAP ADDRL,
                                                            ;Set the sector area starting address low
        MOV
                IAP CONTR,
                                  #WAIT TIME
                                                            :Set wait time
        ORL
                IAP CONTR,
                                  #1000000B
                                                            :Open ISP/IAP function
                IAP CMD,
        MOV
                                  #ISP IAP SECTOR ERASE
                                                                   :Set Sectot-Erase command
        MOV
                IAP TRIG,
                                  #5AH
                                                            ;Send trigger command1 (0x5a)
        MOV
                IAP TRIG,
                                  #0A5H
                                                            :Send trigger command2 (0xa5)
                                  ;CPU will hold here until ISP/IAP/EEPROM operation complete
        NOP
:/*Disable ISP/IAP/EEPROM function, make MCU in a safe state*/
                                  #0000000B
        MOV
                IAP CONTR,
                                                   ;Close ISP/IAP/EEPROM function
        MOV
                IAP CMD,
                                  #0000000B
                                                   :Clear ISP/IAP/EEPROM command
                 IAP TRIG,
        ;MOV;
                                  #0000000B
                                                   :Clear trigger register to prevent mistrigger
                 IAP ADDRH.
                                             ;Set address high(80h), Data ptr point to non-EEPROM area
        :MOV
                                  #80H
                 IAP ADDRL,
                                  #00
                                             ;Clear IAP address to prevent misuse
        ;MOV
```

```
9.4 Operating internal EEPROM Demo by Assembly Language
```

```
·/*____*/
:/* --- STC MCU International Limited -----*/
:/* --- STC 1T Series MCU ISP/IAP/EEPROM Demo -----*/
:/* --- Mobile: (86)13922805190 -----*/
:/* --- Fax: 86-755-82944243 -----*/
:/* --- Tel: 86-755-82948412 -----*/
:/* --- Web: www.STCMCU.com -----*/
;/* If you want to use the program or the program referenced in the */
:/* article, please specify in which data and procedures from STC */
:/*Declare SFRs associated with the IAP */
IAP DATA
              EOU
                                 ;Flash data register
                     0C2H
IAP ADDRH
              EOU
                     0C3H
                                 ;Flash address HIGH
IAP ADDRL
              EOU
                     0C4H
                                 ;Flash address LOW
IAP CMD
                                 :Flash command register
              EQU
                     0C5H
IAP TRIG
              EOU
                     0C6H
                                 :Flash command trigger
                                 ;Flash control register
IAP CONTR
              EQU
                     0C7H
:/*Define ISP/IAP/EEPROM command*/
CMD IDLE
                     EOU
                                       ;Stand-By
CMD READ
                     EOU
                                       :Byte-Read
CMD PROGRAM
                     EOU
                                       ;Byte-Program
CMD ERASE
                     EOU
                                       :Sector-Erase
;/*Define ISP/IAP/EEPROM operation const for IAP CONTR*/
                     80H
ENABLE IAP EQU
                                ;if SYSCLK<30MHz
:ENABLE IAP
              EOU
                     81H
                                :if SYSCLK<24MHz
ENABLE IAP
              EQU
                     82H
                                ;if SYSCLK<20MHz
:ENABLE IAP
              EOU
                     83H
                                :if SYSCLK<12MHz
;ENABLE IAP
              EOU
                     84H
                                :if SYSCLK<6MHz
;ENABLE IAP
              EQU
                     85H
                                ;if SYSCLK<3MHz
;ENABLE IAP
              EOU
                     86H
                                :if SYSCLK<2MHz
;ENABLE IAP
              EOU
                     87H
                                ;if SYSCLK<1MHz
://Start address for STC11/10xx EEPROM
IAP ADDRESS EQU 0000H
._____
       ORG
              0000H
       LJMP
              MAIN
       ORG 0100H
MAIN:
                                    ;1111,1110 System Reset OK
       MOV
              P1,
                     #0FEH
       LCALL DELAY
                                    ;Delay
```

www.STCMCU.com	Mobile:(86)	13922805190	Tel:086-	755-82948412	Fax:86-755-82944243
; MOV LCALL	IAP_ER.	#IAP_ADDRESS ASE		;Set ISP/IAP/EEI ;Erase current sec	
; MOV MOV	DPTR, R0,	#0		;Set ISP/IAP/EEI ;Set counter (512	
MOV CHECK1: LCALL	R1, IAP_RE			;Read Flash	all sector data is FF
CJNE INC DJNZ DJNZ	A, DPTR R0, R1,	#0FFH, ERROR CHECK1 CHECK1		;If error, break ;Inc Flash addres ;Check next ;Check next	S
; MOV LCALL		#0FCH		;1111,1100 Erase ;Delay	successful
; MOV MOV	DPTR, R0,	#IAP_ADDRESS #0	1	;Set ISP/IAP/EEI ;Set counter (512	
MOV MOV NEXT:	R1, R2,	#2 #0			tes data into data flash
MOV LCALL INC	A, IAP_PRO DPTR	R2 OGRAM		;Ready IAP data ;Program flash ;Inc Flash addres	
INC DJNZ DJNZ	R2/ R0, R1,	NEXT NEXT		;Modify test data ;Program next ;Program next	
MOV LCALL	P1, DELAY	#0F8H		;1111,1000 Progr ;Delay	ram successful
MOV MOV MOV MOV	DPTR, R0, R1, R2,	#IAP_ADDRESS #0 #2 #0		;Set ISP/IAP/EEI ;Set counter (512	
CHECK2: LCALL CJNE	IAP_RE			;Verify 512 bytes ;Read Flash	data
INC INC	A, 2, DPTR R2			;If error, break ;Inc Flash addres ;Modify verify da	
DJNZ DJNZ ;	R0, R1,	CHECK2 CHECK2	1114 000	;Check next ;Check next	
MOV P1, SJMP	#0F0H \$;1111,000	00 Verify successf	ul

www.STCMCU.com			Mobile:	(86)13922805190	Tel:86-755-82948412	Fax:86-755-82944243				
ERROR										
	MOV	P0,	R0							
	MOV MOV	P2,	R1 P3,	R2						
	CLR		P1.7	1.2	;0xxx,xxxx IAP operation fail					
	SJMP		\$							
:/*										
	e delay fu									
; DELAY:	 :	*/								
	CLR		A							
	MOV	R0,	A							
	MOV	R1,	A #2011							
DELAY	MOV 1:	R2,	#20H		Limited					
	DJNZ	R0,	DELAY	1	:400					
	DJNZ	R1,	DELAY		mile					
	DJNZ	R2,	DELAY	1	1 11111					
	RET			1						
;/*	;/*;Disable ISP/IAP/EEPROM function ;Make MCU in a safe state									
;Disable	ISP/IAP/I	EEPROM	function	1/10						
	1CU in a s		4	NI.						
IAP ID	 LE:									
_	MOV	IAP_CC	ONTR,	#0	;Close IAP function					
	MOV	IAP_CM		#0	;Clear command to standby					
	MOV	IAP_TR		#0	;Clear trigger register	3.6				
	MOV	IAP_AD IAP_AD		#80H	;Data ptr point to non-EEPRC					
	MOV RET	IAP_AL	DKL,	#0	;Clear IAP address to prevent	iiisuse				
	TCL 1									
<i>y</i> ·			D/EEDDO	Mana						
	ne byte fro DPTR(ISP/									
	ACC (Fla		ICOIVI add	(033)						
;										
IAP_RE	AD: MOV	IAP CC	NTR	#ENABLE IAP	;Open IAP function, and set w	vait time				
	MOV	IAP_CC IAP_CM		#CMD READ	;Set ISP/IAP/EEPROM REAI					
	MOV	IAP AE		DPL	;Set ISP/IAP/EEPROM addre					
	MOV	IAP_AD		DPH	;Set ISP/IAP/EEPROM addre					
	MOV	IAP_TR	IG,	#5AH	;Send trigger command1 (0x5	a)				
	MOV	IAP_TR	IG,	#0A5H	;Send trigger command2 (0xa					
	NOP		115 5		ere until ISP/IAP/EEPROM ope					
	MOV	A,	IAP_DA	MA	;Read ISP/IAP/EEPROM data					
	LCALL RET	IAP_ID	LE		;Close ISP/IAP/EEPROM fun	ction				
	IXL I									

```
·/*____
;Program one byte to ISP/IAP/EEPROM area
;Input: DPAT(ISP/IAP/EEPROM address)
:ACC (ISP/IAP/EEPROM data)
:Output:-
·____*/
IAP PROGRAM:
       MOV
               IAP CONTR,
                               #ENABLE IAP
                                                 :Open IAP function, and set wait time
               IAP CMD,
        MOV
                               #CMD PROGRAM
                                                 :Set ISP/IAP/EEPROM PROGRAM command
       MOV
               IAP ADDRL,
                               DPL
                                                 :Set ISP/IAP/EEPROM address low
        MOV
               IAP ADDRH,
                               DPH
                                                 :Set ISP/IAP/EEPROM address high
               IAP DATA,
       MOV
                               Α
                                                 ;Write ISP/IAP/EEPROM data
               IAP TRIG,
        MOV
                               #5AH
                                                 :Send trigger command1 (0x5a)
       MOV
               IAP TRIG,
                               #0A5H
                                                 ;Send trigger command2 (0xa5)
                               ;MCU will hold here until ISP/IAP/EEPROM operation complete
       NOP
                                                 ;Close ISP/IAP/EEPROM function
       LCALL IAP IDLE
       RET
:/*_____
:Erase one sector area
:Input: DPTR(ISP/IAP/EEPROM address)
:Output:-
:----*/
IAP ERASE:
       MOV
               IAP CONTR.
                               #ENABLE IAP
                                               Open IAP function, and set wait time
       MOV
               IAP CMD,
                               #CMD ERASE
                                               ;Set ISP/IAP/EEPROM ERASE command
       MOV
               IAP ADDRL,
                               DPL
                                               ;Set ISP/IAP/EEPROM address low
       MOV
               IAP ADDRH,
                               DPH
                                               ;Set ISP/IAP/EEPROM address high
       MOV
               IAP TRIG,
                               #5AH
                                               :Send trigger command1 (0x5a)
               IAP TRIG,
       MOV
                               #0A5H
                                               ;Send trigger command2 (0xa5)
                               ;MCU will hold here until ISP/IAP/EEPROM operation complete
       NOP
                                               ;Close ISP/IAP/EEPROM function
       LCALL IAP IDLE
       RET
       END
```

9.5 Operating internal EEPROM Demo by C Language

```
/*____*/
/* --- STC MCU International Limited -----*/
/* --- STC 1T Series MCU ISP/IAP/EEPROM Demo -----*/
/* --- Mobile: (86)13922805190 -----*/
/* --- Fax: 86-755-82944243 -----*/
/* --- Tel: 86-755-82948412 -----*/
/* --- Web: www.STCMCU.com -----*/
/* If you want to use the program or the program referenced in the */
/* article, please specify in which data and procedures from STC */
#include "reg51.h"
#include "intrins.h"
                                                Limited
typedef unsigned char BYTE;
typedef unsigned int WORD;
/*Declare SFR associated with the IAP */
sfr IAP DATA
               = 0xC2:
                              //Flash data register
sfr IAP ADDRH = 0xC3;
                              //Flash address HIGH
sfr IAP ADDRL = 0xC4;
                              //Flash address LOW
sfr IAP CMD
               = 0xC5:
                              //Flash command register
sfr IAP TRIG
               = 0xC6:
                              //Flash command trigger
sfr IAP CONTR = 0xC7;
                              //Flash control register
/*Define ISP/IAP/EEPROM command*/
#define CMD IDLE
                                      //Stand-By
#define CMD READ
                                      //Byte-Read
#define CMD PROGRAM 2
                                      //Byte-Program
#define CMD ERASE
                                      //Sector-Erase
/*Define ISP/IAP/EEPROM operation const for IAP CONTR*/
//#define ENABLE IAP
                                      //if SYSCLK<30MHz
                       0x80
//#define ENABLE IAP
                       0x81
                                      //if SYSCLK<24MHz
#define ENABLE IAP
                       0x82
                                      //if SYSCLK<20MHz
//#define ENABLE IAP
                       0x83
                                      //if SYSCLK<12MHz
//#define ENABLE IAP
                       0x84
                                      //if SYSCLK<6MHz
//#define ENABLE IAP
                       0x85
                                      //if SYSCLK<3MHz
//#define ENABLE IAP
                       0x86
                                      //if SYSCLK<2MHz
//#define ENABLE IAP
                       0x87
                                      //if SYSCLK<1MHz
//Start address for STC11/10xx EEPROM
#define IAP ADDRESS 0x0000
void Delay(BYTE n);
void IapIdle();
BYTE IapReadByte(WORD addr);
```

Mobile:(86)13922805190

156

```
void IapProgramByte(WORD addr, BYTE dat);
void IapEraseSector(WORD addr);
void main()
         WORD i;
         P1 = 0xfe;
                                                       //1111,1110 System Reset OK
         Delay(10);
                                                       //Delay
         IapEraseSector(IAP ADDRESS);
                                                       //Erase current sector
         for (i=0; i<512; i++)
                                                       //Check whether all sector data is FF
                  if (IapReadByte(IAP ADDRESS+i) != 0xff)
                                                       //If error, break
                  goto Error;
         P1 = 0xfc;
                                                       //1111,1100 Erase successful
         Delay(10);
                                                       //Delay
         for (i=0; i<512; i++)
                                                       //Program 512 bytes data into data flash
                  IapProgramByte(IAP ADDRESS+i, (BYTE)i);
                                                       //1111,1000 Program successful
         P1 = 0xf8:
         Delay(10);
                                                       //Delay
         for (i=0: i<512: i++)
                                                       //Verify 512 bytes data
                  if (IapReadByte(IAP ADDRESS+i) != (BYTE)i)
                                                       //If error, break
                  goto Error;
         P1 = 0xf0:
                                                       //1111,0000 Verify successful
         while (1);
         Error:
         P1 &= 0x7f;
                                                       //0xxx,xxxx IAP operation fail
         while (1);
Software delay function
*/
void Delay(BYTE n)
         WORD x;
         while (n--)
                  x = 0;
                  while (++x);
```

Fax:86-755-82944243

```
Disable ISP/IAP/EEPROM function
Make MCU in a safe state
*/
void IapIdle()
                                        //Close IAP function
        IAP CONTR = 0;
        IAP CMD = 0;
                                        //Clear command to standby
        IAP TRIG = 0;
                                        //Clear trigger register
        IAP ADDRH = 0x80;
                                        //Data ptr point to non-EEPROM area
                                        //Clear IAP address to prevent misuse
        IAP ADDRL = 0;
}
                                                   Limited
Read one byte from ISP/IAP/EEPROM area
Input: addr (ISP/IAP/EEPROM address)
Output:Flash data
*/
BYTE IapReadByte(WORD addr)
                                         //Data buffer
        BYTE dat;
        IAP CONTR = ENABLE IAI
                                         //Open IAP function, and set wait time
        IAP CMD = CMD READ;
                                         //Set ISP/IAP/EEPROM READ command.
        IAP ADDRL = addr;
                                        //Set ISP/IAP/EEPROM address low
        IAP ADDRH = addr >> 8;
                                        //Set ISP/IAP/EEPROM address high
        IAP TRIG = 0x5a;
                                        //Send trigger command1 (0x5a)
        IAP TRIG = 0xa5;
                                        //Send trigger command2 (0xa5)
                                        //MCU will hold here until ISP/IAP/EEPROM
        nop ();
                                        //operation complete
        dat = IAP DATA;
                                        //Read ISP/IAP/EEPROM data
                                        //Close ISP/IAP/EEPROM function
        IapIdle();
                                        //Return Flash data
        return dat:
/*_____
Program one byte to ISP/IAP/EEPROM area
Input: addr (ISP/IAP/EEPROM address)
   dat (ISP/IAP/EEPROM data)
Output:-
*/
```

```
void IapProgramByte(WORD addr, BYTE dat)
        IAP CONTR = ENABLE IAP;
                                         //Open IAP function, and set wait time
        IAP CMD = CMD PROGRAM;
                                         //Set ISP/IAP/EEPROM PROGRAM command
        IAP ADDRL = addr;
                                         //Set ISP/IAP/EEPROM address low
        IAP ADDRH = addr >> 8;
                                         //Set ISP/IAP/EEPROM address high
        IAP DATA = dat:
                                         //Write ISP/IAP/EEPROM data
        IAP TRIG = 0x5a;
                                         //Send trigger command1 (0x5a)
        IAP TRIG = 0xa5:
                                         //Send trigger command2 (0xa5)
                                         //MCU will hold here until ISP/IAP/EEPROM
        nop ();
                                         //operation complete
        IapIdle();
                                                      Limited
Erase one sector area
Input: addr (ISP/IAP/EEPROM address)
Output:-
*/
void IapEraseSector(WORD addr)
        IAP CONTR = ENABLE IAP;
                                          //Open IAP function, and set wait time
        IAP CMD = CMD ERASE;
                                          //Set ISP/IAP/EEPROM ERASE command
        IAP ADDRL = addr;
                                         //Set ISP/IAP/EEPROM address low
        IAP ADDRH = addr >> 8;
                                         //Set ISP/IAP/EEPROM address high
        IAP TRIG = 0x5a;
                                         //Send trigger command1 (0x5a)
                                         //Send trigger command2 (0xa5)
        IAP TRIG = 0xa5;
        nop ();
                                         //MCU will hold here until ISP/IAP/EEPROM
                                         //operation complete
        IapIdle();
```

Chapter 10 STC11/10xx MCU Notes

10.1 STC11/10xx MCU to replace traditional 8051 Notes

STC11/10xx series MCU Timer0/Timer1/UART is fully compatible with the traditional 8051 MCU,After power on reset, the default input clock source is the divider 12 of system clock frequency, and UART baudrate generator si Timer 1. Add an independent Baud Rate Generator, saved the Timer2 in 8052 system. MCU instruction execution speed is faster than the traditional 8051 MCU 8 \sim 12 times in the same working environment,so software delay programs need to be adjusted.

Fax:86-755-82944243

ALE

Traditional 8051's ALE pin output signal on divide 6 the system clock frequency can be externally provided clock, if disable ALE output in STC11/10xx series system, you can get clock source from CLKOUT0/P3.4, CLKOUT1/P3.5, CLKOUT2/P1.0 or XTAL2 clock output. (Recommended a 2000hm series resistor to the XTAL2 pin).

PSEN

Traditional 8051 execute external program through the PSEN signal, STC11/10xx series is system MCU concept, integrated high-capacity internal program memory, do not need external program memory expansion generally, so have no PSEN signal, PSEN pin can be used as GPIO.

General Qusi-Bidirectional I/O

Traditional 8051 access I/O (signal transition or read status) timing is 12 clocks, STC11/10xx series MCU is 4 clocks. When you need to read an external signal, if internal output a rising edge signal, for the traditional 8051, this process is 12 clocks, you can read at once, but for STC11/10xx series MCU, this process is 4 clocks, when internal instructions is complete but external signal is not ready, so you must delay 1~2 nop operation.

P4 port

STC11/10xx series MCU has integral P4 port (P4.0~P4.7), and location at address C0H. No extended external interrupt INT2/INT3. STC11/10xx series is difference from STC89 series (STC89 series MCU has half byte P4 port (P4.0~P4.3), location at addrss E8H, extended external interrupt INT2/INT3).

Port drive capability

STC11/10xx series I/O port sink drive current is 20mA, has a strong drive capability, the port is not burn out when drive high current generally. STC89 series I/O port sink drive current is only 6mA, is not enough to drive high current. For the high current drive applications, it is strongly recommended to use STC11/10xx series MCU.

Interrupt Priority

STC11/10xx series MCU has 2-level-priority interrupt capability, compatible with traditional 8051 MCU, but is different from STC89 series. (STC89 series has 4-level-priority interrupt capabilit)

WatchDog

STC11/10xx series MCU's watch dog timer control register (WDT_CONTR) is location at C1H, add watch dog reset flag.

www.STCMCU.com Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

STC11/10xx series WDT CONTR (C1H)

Bit7	Bit6	Bit5	Bit4	Bir3	Bit2	Bit1	Bit0
WDT FLAG	-	EN WDT	CLR WDT	IDL WDT	PS2	PS1	PS0

STC89 series WDT CONTR (E1H)

Bit7	Bit6	Bit5	Bit4	Bir3	Bit2	Bit1	Bit0
-	-	EN WDT	CLR WDT	IDL WDT	PS2	PS1	PS0

STC11/10xx series MCU auto enable watch dog timer after ISP upgrade, but not in STC89 series, so STC11/10xx series's watch dog is more reliable.

EEPROM

SFR associated with EEPROM

Mnemonic	STC11/10xx	STC89xx	Description	
IVIIICIIIOIIIC	Addre	ess	Description	
IAP DATA	C2H	E2H	ISP/IAP Flash data register	
IAP ADDRH	C3H	E3G	ISP/IAP Flash HIGH address register	
IAP ADDRL	C4H	E4H	ISP/IAP Flash LOW address register	
IAP CMD	C5H	E5H	ISP/IAP Flash command register	
IAP TRIG	C6H	E6H	ISP/IAP command trigger register	
IAP CONTR	C7H	E7H	ISP/IAP control register	

STC11/10xx series write 5AH and A5H sequential to trigger EEPROM flash command, and STC89 series write 46H and B9H sequential to trigger EEPROM flash command.

STC11/10xx series EEPROM start address all location at 0000H, but STC89 series is not.

Internal/external clock source

STC11/10xx series MCU has a optional internal RC oscillator, Generally, for 40/44 pin package MCU, set to use external crystal oscillator and for 20/18/16 pin package set to use internal RC oscillator in factory. When use ISP download program, user can arbitrarily choose internal RC oscillator or external crystal oscillator. STC89 series MCU can only choose external crystal oscillator.

Power consumption

Power consumption consists of two parts: crystal oscillator amplifier circuits and digital circuits. For crystal oscillator amplifier circuits, STC11/10xx series is lower then STC89 series. For digital circuits, the higher clock frequency, the greater the power consumption. STC11/10xx series MCU instruction execution speed is faster than the STC89 series MCU 3~24 times in the same working environment, so if you need to achieve the same efficiency, STC11/10xx series required frequency is lower than STC89 series MCU.

PowerDown Wakeup

STC11/10xx series MCU wake-up support for low level or falling edge depend on the external interrupt mode, but STC89 series only support for low level. In addition, STC11/10xx series has a dedicated power-down wake-up timer.

www.STCMCU.com Mobile:(86)13922805190 Tel:86-755-82948412 Fax:86-755-82944243

10.2 STC11/10xx series MCU application Notes

About reset circuit

If the system frequency is below 12MHz, the external reset circuit is not required. Reset pin can be connected to ground through the 1K resistor or can be connected directly to ground. The proposal to create PCB to retain RC reset circuit

About Clock oscillator

If you need to use internal RC oscillator, XTAL1 pin and XTAL2 pin must be floating. If you use a external active crystal oscillator, clock signal input from XTAL1 pin and XTAL2 pin floating.

About I/O port

When IO port change from low to high, MCU can not properly read the external signal, because of the speed is too fast for 1T 8051 MCU, and when instruction execution is completed, IO port of the signal has not been fully becomes high, then the implementation can not be read immediately, the need for additional 1~2 nop instructions, you can correctly read.

When MCU is connected to a SPI or I2C or other open-drain peripherals circuit, you need add a 10K pull-up resistor.


Some IO port connected to a PNP transistor, but no pul-up resistor. The correct access method is IO port pull-up resistor and transistor base resistor should be consistent, or IO port is set to a strongly push-pull output mode. Using IO port drive LED directly or matrix key scan, needs add a 470ohm to 1Kohm resistor to limit current.

About power

Power at both ends need to add a 47uF electrolytic capacitor and a 0.1uF capacitor, to remove the coupling and filtering

Chapter 11 STC11/10xx series programming tools usage


11.1 In-System-Programming (ISP) principle



11.2 STC11/10xx series application circuit for ISP

When applications need to use UART, communication port can be arbitrarily switched to P1 port [RXD/P1.6, TXD/P1.7] from P3 port [RXD/P3.0, TXD/P3.1] to achieve the two groups of serial. Recommends users set your own serial port in the P1 port and P3 reserved for exclusive ISP download.

Fax:86-755-82944243




Notes:

www.STCMCU.com

Traditional 8051's ALE pin regardless of whether access to external data bus, will have a clock frequency output. The signals is a source of interference to the system. For this reason, STC MCU new added a Enable/ Disable ALE signal output switch, thus reduced MCU internal to external electromagnetic emissions, improve system stability and reliability. If needs the signal as other peripheral device's clock source, you can get clock source from CLKOUT0/P3.4, CLKOUT1/P3.5, CLKOUT2/P1.0 or XTAL2 clock output. (Recommended a 2000hm series resistor to the XTAL2 pin)

11.3 PC side application usage



Fax:86-755-82944243

Step2: Load user program code (*.bin or *.hex)

Setp3: Select the serial port you are using

Setp4: Config the hardware option

Step5: Press "ISP programming" or "Re-Programming" button to download user program

NOTE: Must press "ISP programming" or "Re-Programming" button first, then power on MCU, otherwise will cannot download

About hardware connection

www.STCMCU.com

- 1. MCU RXD (P3.0) ---- RS232 ---- PC COM port TXD (Pin3)
- 2. MCU TXD (P3.1) ---- RS232 ---- PC COM port RXD (Pin2)
- 3. MCU GNG-----PC COM port GND (Pin5)
- 4. RS232 : You can select STC232 / STC3232 / MAX232 / MAX3232 / ...

Using a demo board as a programmer

STC-ISP ver3.0A PCB can be welded into three kinds of circuits, respectively, support the STC's 16/20/28/32 pins MCU, the back plate of the download boards are affixed with labels, users need to pay special attention to. All the download board is welded 40-pin socket, the socket's 20-pin is ground line, all types of MCU should be put on the socket according to the way of alignment with the ground. The method of programming user code using download board as follow:

- 1. According to the type of MCU choose supply voltage,
 - A. For 5V MCU, using jumper JP1 to connect MCU-VCC to +5V pin
 - B. For 3V MCU, using jumper JP1 to connect MCU-VCC to +3.3V pin
- 2. Download cable (Provide by STC)
 - A. Connect DB9 serial connector to the computer's RS-232 serial interface
 - B. Plug the USB interface at the same side into your computer's USB port for power supply
 - C. Connect the USB interface at the other side into STC download board
- 3. Other interfaces do not need to connect.
- 4. In a non-pressed state to SW1, and MCU-VCC power LED off.
- 5. For SW3
 - P1.0/P1.1 = 1/1 when SW3 is non-pressed
 - P1.0/P1.1 = 0/0 when SW3 is pressed

If you have select the "Next program code, P1.0/P1.1 Need = 0/0" option, then SW3 must be in a pressed state

- 6. Put target MCU into the U1 socket, and locking socket
- 7. Press the "Download" button in the PC side application
- 8. Press SW1 switch in the download board
- 9. Close the demo board power supply and remove the MCU after download successfully.

Fax:86-755-82944243

11.4 Compiler / Assembler Programmer and Emulator

About Compiler/Assembler

Any traditional compiler / assembler and the popular Keil are suitable for STC MCU. For selection MCU body, the traditional compiler / assembler, you can choose Intel's 8052 / 87C52 / 87C52 / 87C58 or Philips's P87C52 / P87C54/P87C58 in the traditional environment, in Keil environment, you can choose the types in front of the proposed or download the STC chips database file (STC.CDB) from the STC official website.

About Programmer

www.STCMCU.com

You can use the STC specific ISP programmer. (Can be purchased from the STC or apply for free sample). Programmer can be used as demo board

About Emulator

We do not provite specific emulator now. If you have a traditional 8051 emulator, you can use it to simulate STC MCU's some 8052 basic functions.

11.5 Self-Defined ISP download Demo


```
imited
/* --- STC MCU International Limited -----*/
/* --- STC 1T Series MCU using software to custom download code Demo-----*/
/* --- Mobile: (86)13922805190 -----*/
/* --- Fax: 86-755-82944243 -----*/
/* --- Tel: 86-755-82948412 -----*/
/* --- Web: www.STCMCU.com/-----*/
/* If you want to use the program or the program referenced in the */
/* article, please specify in which data and procedures from STC */
#include <reg51.h>
#include <instrins.h>
sfr IAP CONTR = 0xc7:
sbit MCU Start Led = P1^7;
#define Self Define ISP Download Command 0x22
#define RELOAD COUNT 0xfb
                           //18.432MHz,12T,SMOD=0,9600bps
//#define RELOAD COUNT 0xf6
                           //18.432MHz,12T,SMOD=0,4800bps
//#define RELOAD COUNT 0xec
                           //18.432MHz,12T,SMOD=0,2400bps
//#define RELOAD COUNT 0xd8
                           //18.432MHz,12T,SMOD=0,1200bps
void serial port initial(void);
void send UART(unsigned char);
void UART Interrupt Receive(void);
void soft reset to ISP Monitor(void);
void delay(void);
void display MCU Start Led(void);
```

```
void main(void)
         unsigned char i = 0;
         serial port initial();
                                     //Initial UART
         display MCU Start Led(); //Turn on the work LED
         send UART(0x34);//Send UART test data
         send UART(0xa7); // Send UART test data
         while (1);
}
void send UART(unsigned char i)
         ES = 0; //Disable serial interrupt
                                                          Limited
         TI = 0; //Clear TI flag
                            //send this data
         SBUF = i:
         while (!TI);
                            //wait for the data is sent
         TI = 0; //clear TI flag
         ES = 1; //enable serial interrupt
}
void UART Interrupt)Receive(void) interrupt 4 using 1
         unsigned char k = 0;
         if (RI)
                  k = SBUF:
                  if (k == Self Define ISP Command) //check the serial data
                            delay(); //delay 1s
                            delay(); //delay 1s
                            soft reset to ISP Monitor();
                   }
         if (TI)
                  TI = 0;
}
void soft reset to ISP Monitor(void)
         IAP CONTR = 0x60;
                                     //0110,0000 soft reset system to run ISP monitor
```

www.STCMCU.com

```
void delay(void)
         unsigned int j = 0;
         unsigned int g = 0;
         for (j=0; j<5; j++)
                  for (g=0; g<60000; g++)
                           nop ();
                           _nop_();
                           _nop_();
                           nop ();
                           _nop_();
                  }
                                                          Limited
void display MCU Start Led(void)
         unsigned char i = 0;
         for (i=0; i<3; i++)
                  MCU Start Led = 0;
                                             //Turn on work LED
                  dejay();
                                             //Turn off work LED
                  MCU Start Led = 1;
                  dejay();
                  MCU_Start_Led = 0;
                                             //Turn on work LED
```

In addition, the PC-side application also need to make the following settings



Appendix A: Assembly Language Programming

INTRODUCTION

Assembly language is a computer language lying between the extremes of machine language and high-level language like Pascal or C use words and statements that are easily understood by humans, although still a long way from "natural" language. Machine language is the binary language of computers. A machine language program is a series of binary bytes representing instructions the computer can execute.

Assembly language replaces the binary codes of machine language with easy to remember "mnemonics" that facilitate programming. For example, an addition instruction in machine language might be represented by the code "10110011". It might be represented in assembly language by the mnemonic "ADD". Programming with mnemonics is obviously preferable to programming with binary codes.

Of course, this is not the whole story. Instructions operate on data, and the location of the data is specified by various "addressing modes" emmbeded in the binary code of the machine language instruction. So, there may be several variations of the ADD instruction, depending on what is added. The rules for specifying these variations are central to the theme of assembly language programming.

An assembly language program is not executable by a computer. Once written, the program must undergo translation to machine language. In the example above, the mnemonic "ADD" must be translated to the binary code "10110011". Depending on the complexity of the programming environment, this translation may involve one or more steps before an executable machine language program results. As a minimum, a program called an "assembler" is required to translate the instruction mnemonics to machine language binary codes. Afurther step may require a "linker" to combine portions of program from separate files and to set the address in memory at which the program may execute. We begin with a few definitions.

An assembly language program i a program written using labels, mnemonics, and so on, in which each statement corresponds to a machine instruction. Assembly language programs, often called source code or symbolic code, cannot be executed by a computer.

A machine language program is a program containing binary codes that represent instructions to a computer. Machine language programs, often called object code, are executable by a computer.

A assembler is a program that translate an assembly language program into a machine language program. The machine language program (object code) may be in "absolute" form or in "relocatable" form. In the latter case, "linking" is required to set the absolute address for execution.

A linker is a program that combines relocatable object programs (modules) and produces an absolute object program that is executable by a computer. A linker is sometimes called a "linker/locator" to reflect its separate functions of combining relocatable modules (linking) and setting the address for execution (locating).

A segment is a unit of code or data memory. A segment may be relocatable or absolute. A relocatable segment has a name, type, and other attributes that allow the linker to combine it with other paritial segments, if required, and to correctly locate the segment. An absolute segment has no name and cannot be combined with other segments.

A module contains one or more segments or partial segments. A module has a name assigned by the user. The module definitions determine the scope of local symbols. An object file contains one or more modules. A module may be thought of as a "file" in many instances.

A program consists of a single absolute module, merging all absolute and relocatable segments from all input modules. A program contains only the binary codes for instructions (with address and data constants) that are understood by a computer.

ASSEMBLER OPERATION

There are many assembler programs and other support programs available to facilitate the development of applications for the 8051 microcontroller. Intel's original MCS-51 family assembler, ASM51, is no longer available commercially. However, it set the standard to which the others are compared.

ASM51 is a powerful assembler with all the bells and whistles. It is available on Intel development systems and on the IBM PC family of microcomputers. Since these "host" computers contain a CPU chip other than the 8051, ASM51 is called a cross assembler. An 8051 source program may be written on the host computer (using any text editor) and may be assembled to an object file and listing file (using ASM51), but the program may not be executed. Since the host system's CPU chip is not an 8051, it does not understand the binary instruction in the object file. Execution on the host computer requires either hardware emulation or software simulation of the target CPU. A third possibility is to download the object program to an 8051-based target system for execution.

ASM51 is invoked from the system prompt by

ASM51 source file [assembler controls]

The source file is assembled and any assembler controls specified take effect. The assembler receives a source file as input (e.g., PROGRAM.SRC) and generates an object file (PROGRAM.OBJ) and listing file (PROGRAM. LST) as output. This is illustrated in Figure 1.

Since most assemblers scan the source program twice in performing the translation to machine language, they are described as two-pass assemblers. The assembler uses a location counter as the address of instructions and the values for labels. The action of each pass is described below.




Figure 1 Assembling a source program

Pass one

During the first pass, the source file is scanned line-by-line and a symbol table is built. The location counter defaults to 0 or is set by the ORG (set origin) directive. As the file is scanned, the location counter is incremented by the length of each instruction. Define data directives (DBs or DWs) increment the location counter by the number of bytes defined. Reserve memory directives (DSs) increment the location counter by the number of bytes reserved.

Each time a label is found at the beginning of a line, it is placed in the symbol table along with the current value of the location counter. Symbols that are defined using equate directives (EQUs) are placed in the symbol table along with the "equated" value. The symbol table is saved and then used during pass two.

Pass two

During pass two, the object and listing files are created. Mnemonics are converted to opcodes and placed in the output files. Operands are evaluated and placed after the instruction opcodes. Where symbols appear in the operand field, their values are retrieved from the symbol table (created during pass one) and used in calculating the correct data or addresses for the instructions.

Since two passes are performed, the source program may use "forward references", that is, use a symbol before it is defined. This would occur, for example, in branching ahead in a program.

The object file, if it is absolute, contains only the binary bytes (00H-0FH) of the machine language program. A relocatable object file will also contain a sysmbol table and other information required for linking and locating. The listing file contains ASCII text codes (02H-7EH) for both the source program and the hexadecimal bytes in the machine language program.

Mobile:(86)13922805190

A good demonstration of the distinction between an object file and a listing file is to display each on the host computer's CRT display (using, for example, the TYPE command on MS-DOS systems). The listing file clearly displays, with each line of output containing an address, opcode, and perhaps data, followed by the program statement from the source file. The listing file displays properly because it contains only ASCII text codes. Displaying the object file is a problem, however. The output will appear as "garbage", since the object file contains binary codes of an 8051 machine language program, rather than ASCII text codes.

ASSEMBLY LANGUAGE PROGRAM FORMAT

Assembly language programs contain the following:

- · Machine instructions
- · Assembler directives
- Assembler controls
- Comments

Machine instructions are the familiar mnemonics of executable instructions (e.g., ANL). Assembler directives are instructions to the assembler program that define program structure, symbols, data, constants, and so on (e.g., ORG). Assembler controls set assembler modes and direct assembly flow (e.g., \$TITLE). Comments enhance the readability of programs by explaining the purpose and operation of instruction sequences.

Those lines containing machine instructions or assembler directives must be written following specific rules understood by the assembler. Each line is divided into "fields" separated by space or tab characters. The general format for each line is as follows:

[label:] mnemonic [operand] [, operand] [...] [;commernt]

Only the mnemonic field is mandatory. Many assemblers require the label field, if present, to begin on the left in column 1, and subsequent fields to be separated by space or tab charecters. With ASM51, the label field needn't begin in column 1 and the mnemonic field needn't be on the same line as the label field. The operand field must, however, begin on the same line as the mnemonic field. The fields are described below.

Label Field

A label represents the address of the instruction (or data) that follows. When branching to this instruction, this label is usded in the operand field of the branch or jump instruction (e.g., SJMP SKIP).

Whereas the term "label" always represents an address, the term "symbol" is more general. Labels are one type of symbol and are identified by the requirement that they must terminate with a colon(:). Symbols are assigned values or attributes, using directives such as EQU, SEGMENT, BIT, DATA, etc. Symbols may be addresses, data constants, names of segments, or other constructs conceived by the programmer. Symbols do not terminate with a colon. In the example below, PAR is a symbol and START is a label (which is a type of symbol).

PAR **EOU** :"PAR" IS A SYMBOL WHICH ;REPRESENTS THE VALUE 500 START: MOV A,#0FFH "START" IS A LABEL WHICH ;REPRESENTS THE ADDRESS OF THE MOV INSTRUCTION

A symbol (or label) must begin with a letter, question mark, or underscore (); must be followed by letters, digit, "?", or " "; and can contain up to 31 characters. Symbols may use upper- or lowercase characters, but they are treated the same. Reserved words (mnemonics, operators, predefined symbols, and directives) may not be used.

Mnemonic Field

Intruction mnemonics or assembler directives go into mnemonic field, which follows the label field. Examples of instruction mnemonics are ADD, MOV, DIV, or INC. Examples of assembler directives are ORG, EQU, or DB.

Operand Field

The operand field follows the mnemonic field. This field contains the address or data used by the instruction. A label may be used to represent the address of the data, or a symbol may be used to represent a data constant. The possibilities for the operand field are largely dependent on the operation. Some operations have no operand (e.g., the RET instruction), while others allow for multiple operands separated by commas. Indeed, the possibilities for the operand field are numberous, and we shall elaborate on these at length. But first, the comment field.

Comment Field

Remarks to clarify the program go into comment field at the end of each line. Comments must begin with a semicolon (;). Each lines may be comment lines by beginning them with a semicolon. Subroutines and large sections of a program generally begin with a comment block—serveral lines of comments that explain the general properties of the section of software that follows.

Special Assembler Symbols

Special assembler symbols are used for the register-specific addressing modes. These include A, R0 through R7, DPTR, PC, C and AB. In addition, a dollar sign (\$) can be used to refer to the current value of the location counter. Some examples follow.

SETB C
INC DPTR
JNB TI.\$

The last instruction above makes effective use of ASM51's location counter to avoid using a label. It could also be written as

HERE: JNB TI, HERE

Indirect Address

For certain instructions, the operand field may specify a register that contains the address of the data. The commercial "at" sign (@) indicates address indirection and may only be used with R0, R1, the DPTR, or the PC, depending on the instruction. For example,

ADD A, @R0 MOVC A, @A+PC

The first instruction above retrieves a byte of data from internal RAM at the address specified in R0. The second instruction retrieves a byte of data from external code memory at the address formed by adding the contents of the accumulator to the program counter. Note that the value of the program counter, when the add takes place, is the address of the instruction following MOVC. For both instruction above, the value retrieved is placed into the accumulator.

Immediate Data

Instructions using immediate addressing provide data in the operand field that become part of the instruction. Immediate data are preceded with a pound sign (#). For example,

www.STCMCU.com		Mobile:(86)13922805190	Tel:86-755-82948412	Fax:86-755-82944243
CONSTANT	EQU MOV ORL	100 A,#0FEH 40H.#CONSTANT		

All immediate data operations (except MOV DPTR,#data) require eight bits of data. The immediate data are evaluated as a 16-bit constant, and then the low-byte is used. All bits in the high-byte must be the same (00H or FFH) or the error message "value will not fit in a byte" is generated. For example, the following instructions are syntactically correct:

```
MOV
       A, #0FF00H
       A. #00FFH
MOV
```

But the following two instructions generate error messages:

```
MOV
       A, #0FE00H
MOV
       A,#01FFH
```

If signed decimal notation is used, constants from -256 to +255 may also be used. For example, the following Limited two instructions are equivalent (and syntactically correct):

Both instructions above put 00H into accumulator A.

Data Address

Many instructions access memory locations using direct addressing and require an on-chip data memory address (00H to 7FH) or an SFR address (80H to 0FFH) in the operand field. Predefined symbols may be used for the SFR addresses. For example,

```
MOV A, 45H
MOV A, SBUF
                  ;SAME AS MOV A, 99H
```

Bit Address

One of the most powerful features of the 8051 is the ability to access individual bits without the need for masking operations on bytes. Instructions accessing bit-addressable locations must provide a bit address in internal data memory (00h to 7FH) or a bit address in the SFRs (80H to 0FFH).

There are three ways to specify a bit address in an instruction: (a) explicitly by giving the address, (b) using the dot operator between the byte address and the bit position, and (c) using a predefined assembler symbol. Some examples follow.

SETB	0E7H	EXPLICIT BIT ADDRESS
SETB	ACC.7	;DOT OPERATOR (SAME AS ABOVE)
JNB	TI,\$;"TI" IS A PRE-DEFINED SYMBOL
JNB	99H.\$:(SAME AS ABOVE)

Code Address

A code address is used in the operand field for jump instructions, including relative jumps (SJMP and conditional jumps), absolute jumps and calls (ACALL, AJMP), and long jumps and calls (LJMP, LCALL).

The code address is usually given in the form of a label.

ASM51 will determine the correct code address and insert into the instruction the correct 8-bit signed offset, 11-bit page address, or 16-bit long address, as appropriate.

Generic Jumps and Calls

ASM51 allows programmers to use a generic JMP or CALL mnemonic. "JMP" can be used instead of SJMP, AJMP or LJMP; and "CALL" can be used instead of ACALL or LCALL. The assembler converts the generic mnemonic to a "real" instruction following a few simple rules. The generic mnemonic converts to the short form (for JMP only) if no forward references are used and the jump destination is within -128 locations, or to the absolute form if no forward references are used and the instruction following the JMP or CALL instruction is in the same 2K block as the destination instruction. If short or absolute forms cannot be used, the conversion is to the long form.

The conversion is not necessarily the best programming choice. For example, if branching ahead a few instructions, the generic JMP will always convert to LJMP even though an SJMP is probably better. Consider the following assembled instructions sequence using three generic jumps.

LOC	OBJ	LINE	SOURCE			
1234		1		ORG	1234H	
1234	04	2	START:	INC	A	1
1235	80FD	3		JMP	START	;ASSEMBLES AS SJMP
12FC		4		ORG	START + 200	1160
12FC	4134	5		JMP	START	;ASSEMBLES AS AJMP
12FE	021301	6		JMP	FINISH	;ASSEMBLES AS LJMP
1301	04	7	FINISH:	INC 1	A	
		8		END		

The first jump (line 3) assembles as SJMP because the destination is before the jump (i.e., no forward reference) and the offset is less than -128. The ORG directive in line 4 creates a gap of 200 locations between the label START and the second jump, so the conversion on line 5 is to AJMP because the offset is too great for SJMP. Note also that the address following the second jump (12FEH) and the address of START (1234H) are within the same 2K page, which, for this instruction sequence, is bounded by 1000H and 17FFH. This criterion must be met for absolute addressing. The third jump assembles as LJMP because the destination (FINISH) is not yet defined when the jump is assembled (i.e., a forward reference is used). The reader can verify that the conversion is as stated by examining the object field for each jump instruction.

ASSEMBLE-TIME EXPRESSION EVALUATION

Values and constants in the operand field may be expressed three ways: (a) explicitly (e.g.,0EFH), (b) with a predefined symbol (e.g., ACC), or (c) with an expression (e.g.,2 + 3). The use of expressions provides a powerful technique for making assembly language programs more readable and more flexible. When an expression is used, the assembler calculates a value and inserts it into the instruction.

All expression calculations are performed using 16-bit arithmetic; however, either 8 or 16 bits are inserted into the instruction as needed. For example, the following two instructions are the same:

MOV DPTR, #04FFH + 3 MOV DPTR, #0502H :ENTIRE 16-BIT RESULT USED

If the same expression is used in a "MOV A,#data" instruction, however, the error message "value will not fit in a byte" is generated by ASM51. An overview of the rules for evaluating expressions follows.

Number Bases

The base for numeric constants is indicated in the usual way for Intel microprocessors. Constants must be followed with "B" for binary, "O" or "Q" for octal, "D" or nothing for decimal, or "H" for hexadecimal. For example, the following instructions are the same:

Mobile:(86)13922805190

MOV A.#15H MOV A,#1111B MOV A. #0FH MOV A, #17Q MOV A, #15D

Note that a digit must be the first character for hexadecimal constants in order to differentiate them from labels (i.e., "0A5H" not "A5H").

Charater Strings

Strings using one or two characters may be used as operands in expressions. The ASCII codes are converted to the binary equivalent by the assembler. Character constants are enclosed in single quotes ('). Some examples follow.

CJNE A, #'Q', AGAIN SUBB

;CONVERT ASCII DIGIT TO BINARY DIGIT A, #'0'

MOV DPTR. # 'AB' MOV DPTR, #4142H

SAME AS ABOVE

Arithmetic Operators

The arithmetic operators are

addition subtraction

multiplication division

MOD modulo (remainder after division)

For example, the following two instructions are same:

MOV A. 10 + 10HMOV A, #1AH

The following two instructions are also the same:

MOV A, #25 MOD 7

MOV A. #4

Since the MOD operator could be confused with a symbol, it must be seperated from its operands by at least one space or tab character, or the operands must be enclosed in parentheses. The same applies for the other operators composed of letters.

Logical Operators

The logical operators are

OR logical OR logical AND AND XOR logical Exclusive OR NOT logical NOT (complement)

Limited

The operation is applied on the corresponding bits in each operand. The operator must be separated from the operands by space or tab characters. For example, the following two instructions are the same:

MOV A, #9

The NOT operator only takes one operand. The following three MOV instructions are the same:

THREE EQU 3 MINUS THREE EQU -3

MOV A, # (NOT THREE) + 1 MOV A, #MINUS_THREE MOV A, #11111101B

Special Operators

The sepcial operators are

SHR shift right
SHL shift left
HIGH high-byte
LOW low-byte
() evaluate first

For example, the following two instructions are the same:

MOV A, #8 SHL 1 MOV A, #10H

The following two instructions are also the same:

MOV A, #HIGH 1234H

MOV A, #12H

Relational Operators

When a relational operator is used between two operands, the result is alwalys false (0000H) or true (FFFFH). The operators are

EQ = equals
NE <> not equals
LT < less than

LT < less than LE <= less than or equal to

GT > greater than

GE >= greater than or equal to

Note that for each operator, two forms are acceptable (e.g., "EQ" or "="). In the following examples, all relational tests are "true":

MOV A, #5 = 5 MOV A,#5 NE 4 MOV A,# 'X' LT 'Z' MOV A,# 'X' >= 'X' MOV A,#\$ > 0 MOV A,#100 GE 50

So, the assembled instructions are equal to

Even though expressions evaluate to 16-bit results (i.e., 0FFFFH), in the examples above only the low-order eight bits are used, since the instruction is a move byte operation. The result is not considered too big in this case, because as signed numbers the 16-bit value FFFH and the 8-bit value FFH are the same (-1).

Expression Examples

The following are examples of expressions and the values that result:

Expression	Result
'B' - 'A'	0001H
8/3	0002H
155 MOD 2	0001H
4 * 4	0010H
8 AND 7	0000H
NOT 1	FFFEH
'A' SHL 8	4100H
LOW 65535	00FFH
(8+1)*2	0012H
5 EQ 4	0000H
'A' LT 'B'	FFFFH
3 <= 3	FFFFHss



A practical example that illustrates a common operation for timer initialization follows: Put -500 into Timer 1 registers TH1 and TL1. In using the HIGH and LOW operators, a good approach is

```
VALUE EQU -500
MOV TH1, #HIGH VALUE
MOV TL1, #LOW VALUE
```

The assembler converts -500 to the corresponding 16-bit value (FE0CH); then the HIGH and LOW operators extract the high (FEH) and low (0CH) bytes. as appropriate for each MOV instruction.

Operator Precedence

The precedence of expression operators from highest to lowest is

```
()
HIGH LOW
* / MOD SHL SHR
+-
EQ NE LT LE GT GE = <> <= >>=
NOT
AND
OR XOR
```

When operators of the same precedence are used, they are evaluated left to right. Examples:

Expression	Value
HIGH ('A' SHL 8)	0041H
HIGH 'A' SHL 8	0000H
NOT 'A' - 1	FFBFH
'A' OR 'A' SHL 8	4141H

ASSEMBLER DIRECTIVES

Assembler directives are instructions to the assembler program. They are not assembly language instructions executable by the target microprocessor. However, they are placed in the mnemonic field of the program. With the exception of DB and DW, they have no direct effect on the contents of memory.

ASM51 provides several catagories of directives:

- Assembler state control (ORG, END, USING)
- Symbol definition (SEGMENT, EQU, SET, DATA, IDATA, XDATA, BIT, CODE)
- Storage initialization/reservation (DS, DBIT, DB, DW)
- Program linkage (PUBLIC, EXTRN, NAME)
- Segment selection (RSEG, CSEG, DSEG, ISEG, ESEG, XSEG)

Each assembler directive is presented below, ordered by catagory.

Assembler State Control

```
ORG (Set Origin) The format for the ORG (set origin) directive is ORG expression
```

The ORG directive alters the location counter to set a new program origin for statements that follow. A label is not permitted. Two examples follow.

```
ORG 100H ;SET LOCATION COUNTER TO 100H ORG ($ + 1000H) AND 0F00H ;SET TO NEXT 4K BOUNDARY
```

The ORG directive can be used in any segment type. If the current segment is absolute, the value will be an absolute address in the current segment. If a relocatable segment is active, the value of the ORG expression is treated as an offset from the base address of the current instance of the segment.

```
End The format of the END directive is END
```

END should be the last statement in the source file. No label is permitted and nothing beyond the END statement is processed by the assembler.

```
Using The format of the END directive is USING expression
```

This directive informs ASM51 of the currently active register bank. Subsequent uses of the predefined symbolic register addresses AR0 to AR7 will convert to the appropriate direct address for the active register bank. Consider the following sequence:

```
USING 3
PUSH AR7
USING 1
PUSH AR7
```

The first push above assembles to PUSH 1FH (R7 in bank 3), whereas the second push assembles to PUSH 0FH (R7 in bank 1).

Note that USING does not actually switch register banks; it only informs ASM51 of the active bank. Executing 8051 instructions is the only way to switch register banks. This is illustrated by modifying the example above as follows:

www.STCMCU.con	n Mobile:(86)13922	805190	Tel:86-755-82948412	Fax:86-755-82944243
MOV	PSW, #00011000B	;SELECT	REGISTER BANK 3	
USING	3			
PUSH	AR7	;ASSEMB	LE TO PUSH 1FH	
MOV	PSW, #00001000B	;SELECT	REGISTER BANK 1	
USING	1			
PUSH	AR7	;ASSEMB	LE TO PUSH 0FH	

Symbol Definition

The symbol definition directives create symbols that represent segment, registers, numbers, and addresses. None of these directives may be preceded by a label. Symbols defined by these directives may not have been previously defined and may not be redefined by any means. The SET directive is the only exception. Symbol definition directives are described below.

Segment	The format for the SEGMENT directive is shown below.			
symbol	SEGMENT	segment type		

3.6.1.1. (0.6)12022005100

The symbol is the name of a relocatable segment. In the use of segments, ASM51 is more complex than conventional assemblers, which generally support only "code" and "data" segment types. However, ASM51 defines additional segment types to accommodate the diverse memory spaces in the 8051. The following are the defined 8051 segment types (memory spaces):

- CODE (the code segment)
- XDATA (the external data space)
- DATA (the internal data space accessible by direct addressing, 00H–07H)
- IDATA (the entire internal data space accessible by indirect addressing, 00H–07H)
- BIT (the bit space; overlapping byte locations 20H–2FH of the internal data space)

For example, the statement

EPROM SEGMENT CODE

declares the symbol EPROM to be a SEGMENT of type CODE. Note that this statement simply declares what EPROM is. To actually begin using this segment, the RSEG directive is used (see below).

EQU (Equate)	The format for the EQU directive is		
Symbol	EOU	expression	

The EQU directive assigns a numeric value to a specified symbol name. The symbol must be a valid symbol name, and the expression must conform to the rules described earlier.

The following are examples of the EQU directive:

N27	EQU	27	;SET N27 TO THE VALUE 27
HERE	EQU	\$;SET "HERE" TO THE VALUE OF
			;THE LOCATION COUNTER
CR	EQU	0DH	;SET CR (CARRIAGE RETURN) TO 0DH
MESSAGE:	DB 'Thi	s is a message'	
LENGTH	EOU	\$ - MESSAGE	"LENGTH" EQUALS LENGTH OF "MESSAGE"

Other Symbol Definition Directives The SET directive is similar to the EQU directive except the symbol may be redefined later, using another SET directive.

The DATA, IDATA, XDATA, BIT, and CODE directives assign addresses of the corresponding segment type to a symbol. These directives are not essential. A similar effect can be achieved using the EQU directive; if used, however, they evoke powerful type-checking by ASM51. Consider the following two directives and four instructions:

FLAG1	EQU	05H
FLAG2	BIT	05H
	SETB	FLAG1
	SETB	FLAG2
	MOV	FLAG1, #0
	MOV	FLAG2, #0

The use of FLAG2 in the last instruction in this sequence will generate a "data segment address expected" error message from ASM51. Since FLAG2 is defined as a bit address (using the BIT directive), it can be used in a set bit instruction, but it cannot be used in a move byte instruction. Hence, the error. Even though FLAG1 represents the same value (05H), it was defined using EQU and does not have an associated address space. This is not an advantage of EOU, but rather, a disadvantage. By properly defining address symbols for use in a specific memory space (using the directives BIT, DATA, XDATA, ect.), the programmer takes advantage of ASM51's powerful type-checking and avoids bugs from the misuse of symbols.

Storage Initialization/Reservation

The storage initialization and reservation directives initialize and reserve space in either word, byte, or bit units. The space reserved starts at the location indicated by the current value of the location counter in the currently active segment. These directives may be preceded by a label. The storage initialization/reservation directives are described below.

```
The format for the DS (define storage) directive is
DS (Define Storage)
                        DS
                                  expression
    [label:]
```

The DS directive reserves space in byte units. It can be used in any segment type except BIT. The expression must be a valid assemble-time expression with no forward references and no relocatable or external references. When a DS statement is encountered in a program, the location counter of the current segment is incremented by the value of the expression. The sum of the location counter and the specified expression should not exceed the limitations of the current address space.

The following statement create a 40-byte buffer in the internal data segment:

```
AT
                                ;PUT IN DATA SEGMENT (ABSOLUTE, INTERNAL)
          DSEG
                         30H
                  40
LENGTH
          EQU
BUFFER:
          DS
                  LENGRH
                                :40 BYTES RESERVED
```

The label BUFFER represents the address of the first location of reserved memory. For this example, the buffer begins at address 30H because "AT 30H" is specified with DSEG. The buffer could be cleared using the following instruction sequence:

```
MOV
               R7, #LENGTH
       MOV
               R0, #BUFFER
LOOP:
       MOV
               @R0, #0
       DJNZ
               R7, LOOP
       (continue)
```

To create a 1000-byte buffer in external RAM starting at 4000H, the following directives could be used:

XSTART EQU 4000H XLENGTH EQU 1000

XSEG AT XSTART

XBUFFER: DS XLENGTH

This buffer could be cleared with the following instruction sequence:

LOOP: MOV DPTR, #XBUFFER
LOOP: CLR A
MOVX @DPTR, A
INC DPTR
MOV A, DPL

CJNE A, #LOW (XBUFFER + XLENGTH + 1), LOOP

MOV A, DPH

CJNE A, #HIGH (XBUFFER + XLENGTH + 1), LOOP

(continue)

This is an excellent example of a powerful use of ASM51's operators and assemble-time expressions. Since an instruction does not exist to compare the data pointer with an immediate value, the operation must be fabricated from available instructions. Two compares are required, one each for the high- and low-bytes of the DPTR. Furthermore, the compare-and-jump-if-not-equal instruction works only with the accumulator or a register, so the data pointer bytes must be moved into the accumulator before the CJNE instruction. The loop terminates only when the data pointer has reached XBUFFER + LENGTH + 1. (The "+1" is needed because the data pointer is incremented after the last MOVX instruction.)

DBIT The format for the DBIT (define bit) directive is, [label:] DBIT expression

The DBIT directive reserves space in bit units. It can be used only in a BIT segment. The expression must be a valid assemble-time expression with no forward references. When the DBIT statement is encountered in a program, the location counter of the current (BIT) segment is incremented by the value of the expression. Note that in a BIT segment, the basic unit of the location counter is bits rather than bytes. The following directives creat three flags in a absolute bit segment:

BSEG ;BIT SEGMENT (ABSOLUTE)
KEFLAG: DBIT 1 ;KEYBOARD STATUS
PRFLAG: DBIT 1 ;PRINTER STATUS
DKFLAG: DBIT 1 ;DISK STATUS

Since an address is not specified with BSEG in the example above, the address of the flags defined by DBIT could be determined (if one wishes to to so) by examining the symbol table in the .LST or .M51 files. If the definitions above were the first use of BSEG, then KBFLAG would be at bit address 00H (bit 0 of byte address 20H). If other bits were defined previously using BSEG, then the definitions above would follow the last bit defined.

DB (Define Byte)The format for the DB (define byte) directive is,

[label:]
DB expression [, expression] [...]

The DB directive initializes code memory with byte values. Since it is used to actually place data constants in code memory, a CODE segment must be active. The expression list is a series of one or more byte values (each of which may be an expression) separated by commas.

Fax:86-755-82944243

The DB directive permits character strings (enclosed in single quotes) longer than two characters as long as they are not part of an expression. Each character in the string is converted to the corresponding ASCII code. If a label is used, it is assigned the address of th first byte. For example, the following statements

	CSEG	AT	0100H	
SQUARES:	DB	0, 1, 4, 9,	, 16, 25	;SQUARES OF NUMBERS 0-5
MESSAGE:	DB	'Login:',	0	;NULL-TERMINATED CHARACTER STRING

When assembled, result in the following hexadecimal memory assignments for external code memory:

Address	Contents		
0100	00		
0101	01		
0102	04		
0103	09		
0104	10		
0105	19		1
0106	4C		1100
0107	6F		Iteu
0108	67		
0109	69		1 11111
010A	6E	. 1	
010B	3A	71	
010C	00		
		1/10	

DW (Define Word) The format for the DW (define word) directive is [label:] DW expression [, expression] [...]

The DW directive is the same as the DB directive except two memory locations (16 bits) are assigned for each data item. For example, the statements

CSEG AT 200H DW \$, 'A', 1234H, 2, 'BC'

result in the following hexadecimal memory assignments:

Address	Contents
0200	02
0201	00
0202	00
0203	41
0204	12
0205	34
0206	00
0207	02
0208	42
0209	43

Program Linkage

www.STCMCU.com

Program linkage directives allow the separately assembled modules (files) to communicate by permitting intermodule references and the naming of modules. In the following discussion, a "module" can be considered a "file." (In fact, a module may encompass more than one file.)

Public

The format for the PUBLIC (public symbol) directive is

PUBLIC symbol [, symbol] [...]

The PUBLIC directive allows the list of specified symbols to known and used outside the currently assembled module. A symbol declared PUBLIC must be defined in the current module. Declaring it PUBLIC allows it to be referenced in another module. For example,

PUBLIC INCHAR, OUTCHR, INLINE, OUTSTR

Extrn The format for the EXTRN (external symbol) directive is

EXTRN segment type (symbol [, symbol] [...], ...)

The EXTRN directive lists symbols to be referenced in the current module that are defined in other modules. The list of external symbols must have a segment type associated with each symbol in the list. (The segment types are CODE, XDATA, DATA, IDATA, BIT, and NUMBER. NUMBER is a type-less symbol defined by EQU.) The segment type indicates the way a symbol may be used. The information is important at link-time to ensure symbols are used properly in different modules.

The PUBLIC and EXTRN directives work together. Consider the two files, MAIN.SRC and MESSAGES. SRC. The subroutines HELLO and GOOD_BYE are defined in the module MESSAGES but are made available to other modules using the PUBLIC directive. The subroutines are called in the module MAIN even though they are not defined there. The EXTRN directive declares that these symbols are defined in another module.

MAIN.SRC:

EXTRN CODE (HELLO, GOOD_BYE)

CALL HELLO

CALL GOOD BYE

END

MESSAGES.SRC:

PUBLIC HELLO, GOOD BYE

HELLO: (begin subroutine)

RET

GOOD BYE: (begin subroutine)

RET

END

Neither MAIN.SRC nor MESSAGES.SRC is a complete program; they must be assembled separately and linked together to form an executable program. During linking, the external references are resolved with correct addresses inserted as the destination for the CALL instructions.

Name The format for the NAME directive is

NAME module name

All the usual rules for symbol names apply to module names. If a name is not provided, the module takes on the file name (without a drive or subdirectory specifier and without an extension). In the absence of any use of the NAME directive, a program will contain one module for each file. The concept of "modules," therefore, is somewhat cumbersome, at least for relatively small programming problems. Even programs of moderate size (encompassing, for example, several files complete with relocatable segments) needn't use the NAME directive and needn't pay any special attention to the concept of "modules." For this reason, it was mentioned in the definition that a module may be considered a "file," to simplify learning ASM51. However, for very large programs (several thousand lines of code, or more), it makes sense to partition the problem into modules, where, for example, each module may encompass several files containing routines having a common purpose.

Segment Selection Directives

When the assembler encounters a segment selection directive, it diverts the following code or data into the selected segment until another segment is selected by a segment selection directive. The directive may select may select a previously defined relocatable segment or optionally create and select absolute segments.

RSEG (Relocatable Segment) The format for the RSEG (relocatable segment) directive is RSEG segment name

Where "segment_name" is the name of a relocatable segment previously defined with the SEGMENT directive. RSEG is a "segment selection" directive that diverts subsequent code or data into the named segment until another segment selection directive is encountered.

Selecting Absolute Segments RSEG selects a relocatable segment. An "absolute" segment, on the other hand, is selected using one of the directives:

CSEG (AT address)
DSEG (AT address)
ISEG (AT address)
BSEG (AT address)
XSEG (AT address)

These directives select an absolute segment within the code, internal data, indirect internal data, bit, or external data address spaces, respectively. If an absolute address is provided (by indicating "AT address"), the assembler terminates the last absolute address segment, if any, of the specified segment type and creates a new absolute segment starting at that address. If an absolute address is not specified, the last absolute segment of the specified type is continuted. If no absolute segment of this type was previously selected and the absolute address is omitted, a new segment is created starting at location 0. Forward references are not allowed and start addresses must be absolute.

Each segment has its own location counter, which is always set to 0 initially. The default segment is an absolute code segment; therefore, the initial state of the assembler is location 0000H in the absolute code segment. When another segment is chosen for the first time, the location counter of the former segment retains the last active value. When that former segment is reselected, the location counter picks up at the last active value. The ORG directive may be used to change the location counter within the currently selected segment.

ASSEMBLER CONTROLS


Assembler controls establish the format of the listing and object files by regulating the actions of ASM51. For the most part, assembler controls affect the look of the listing file, without having any affect on the program itself. They can be entered on the invocation line when a program is assembled, or they can be placed in the source file. Assembler controls appearing in the source file must be preceded with a dollor sign and must begin in column 1.

There are two categories of assembler controls: primary and general. Primary controls can be placed in the invocation line or at the beginning of the source program. Only other primary controls may precede a primary control. General controls may be placed anywhere in the source program.

LINKER OPERATION

In developing large application programs, it is common to divide tasks into subprograms or modules containing sections of code (usually subroutines) that can be written separately from the overall program. The term "modular programming" refers to this programming strategy. Generally, modules are relocatable, meaning they are not intended for a specific address in the code or data space. A linking and locating program is needed to combine the modules into one absolute object module that can be executed.

Intel's RL51 is a typical linker/locator. It processes a series of relocatable object modules as input and creates an executable machine language program (PROGRAM, perhaps) and a listing file containing a memory map and symbol table (PROGRAM.M51). This is illustrated in following figure.



As relocatable modules are combined, all values for external symbols are resolved with values inserted into the output file. The linker is invoked from the system prompt by

RL51 input list [T0 output file] [location controls]

The input_list is a list of relocatable object modules (files) separated by commas. The output_list is the name of the output absolute object module. If none is supplied, it defaults to the name of the first input file without any suffix. The location controls set start addresses for the named segments.

For example, suppose three modules or files (MAIN.OBJ, MESSAGES.OBJ, and SUBROUTINES.OBJ) are to be combined into an executable program (EXAMPLE), and that these modules each contain two relocatable segments, one called EPROM of type CODE, and the other called ONCHIP of type DATA. Suppose further that the code segment is to be executable at address 4000H and the data segment is to reside starting at address 30H (in internal RAM). The following linker invocation could be used:

RS51 MAIN.OBJ, MESSAGES.OBJ, SUBROUTINES.OBJ TO EXAMPLE & CODE (EPROM (4000H) DATA (ONCHIP (30H))

Note that the ampersand character "&" is used as the line continuaton character.

If the program begins at the label START, and this is the first instruction in the MAIN module, then execution begins at address 4000H. If the MAIN module was not linked first, or if the label START is not at the beginning of MAIN, then the program's entry point can be determined by examining the symbol table in the listing file EXAMPLE.M51 created by RL51. By default, EXAMPLE.M51 will contain only the link map. If a symbol table is desired, then each source program must have used the SDEBUG control. The following table shows the assembler controls supported by ASM51.

NAME GENERAL DEFAULT ABBREV. MEANING DATE (date) P DATE() DA Place string in header (9 char. max.) DEBUG P NODEBUG DB Outputs debug symbol information to object file EJECT G not applicable EJ Continue listing on next page ERRORPRINT (file) NOERRORPRINT P NOERRORPRINT Designates a file to receive error messages in addition to the listing file (defauts to console) NOERORPRINT P NOERRORPRINT Designates that error messages will be printed in listing file only GEN G GENONLY GO List only the fully expanded source as if all lines generated by a macro call were already in the source file GENONLY G GENONLY NOGE List only the original source text in the listing file in consolution of the included as part of the program LIST G LIST LI Print subsequent lines of source code in listing file not print subsequent lines of source code in listing file in print subsequent lines of source code in listing file not print subsequent lines of sou	Assembler controls supported by ASM51						
NAME GENERAL DEFAULT ABBREV MEANING							
DEBUG P NODEBUG DB Outputs debug symbol information to object file							
EJECT G not applicable EJ Continue listing on next page ERRORPRINT P NOERRORPRINT EP Designates a file to receive error messages in addition to the listing file (defauts to console) NOERRORPRINT P NOERRORPRINT NOEP Designates that error messages will be printed in listing file only GEN G GENONLY GO List only the fully expanded source as if all lines generated by a macro call were already in the source file only MINIORIST G GENONLY NOGE List only the fully expanded source as if all lines generated by a macro call were already in the source file only and the source text in the listing file in NOLIST G LIST NOLI Designates a file to be included as part of the program LIST LI Print subsequent lines of source code in listing file in NOLIST G LIST NOLI Do not print subsequent lines of source code in listing file MACRO P MACRO(50) MR Recognize the So51-specific percentage of fire memory for macro processing NOMACRO P MACRO(50) NOMR Recognize the So51-specific predefined special function registers NOMOD51 P MOD51 NOMD Do not recognize the So51-specific predefined special function registers OBJECT(file) P OBJECT(source OBJ) NOOI Designates file to receive object code NOOBJECT P OBJECT(source OBJ) NOOI Designates file to receive object file will be created NOPAGING P PAGING PI Designates that listing file will contain no page breaks set man object file will be created will have a header NOPAGING P PAGELENGT(60) PL Sets maximum number of characters in each line of listing file (range=10 to 65536) PAGE WIDTH (N) P PAGEWIDTH(120) PW Set maximum number of characters in each line of listing file (range=10 to 65536) PAGE WIDTH (N) P PRINT(source LST) PR Designates that listing file will be created Set maximum number of characters in each line of listing file (range=10 to 65536) NOREGISTER- P REGISTERBANK(0) RB Indicates that no register banks are used in program module (the) NORFIGESTER ANK P REGISTERBANK(0) NORB	DATE (date)			DA			
ERRORPRINT (file) P NOERRORPRINT EP Designates a file to receive error messages in addition to the isting file (defauts to console)	DEBUG	P	NODEBUG	DB			
(file) NOERRORPRINT NOEP Designates that error messages will be printed in listing file only	EJECT	G	not applicable	EJ			
NOERRORPRINT	ERRORPRINT	P	NOERRORPRINT	EP			
GEN G GENONLY GO List only the fully expanded source as if all lines generated by a macro call were already in the source file GENONLY G GENONLY NOGE List only the original source text in the listing file INCLUED(file) G not applicable IC Designates a file to be included as part of the program LIST G LIST LI Print subsequent lines of source code in listing file NOLIST G LIST NOLI Do not print subsequent lines of source code in listing file Evaluate and expand all macro calls. Allocate percentage of free memory for macro processing NOMACRO P MACRO(50) NOMR Evaluate and expand all macro calls. Allocate percentage of free memory for macro processing NOMACRO P MOD51 NOM Recognize the 8051-specific predefined special function registers NOMOD51 P MOD51 NOMO Do not recognize the 8051-specific predefined special function registers NOMOD51 P MOD51 NOMO Do not recognize the 8051-specific predefined special function registers NOMOBJECT P OBJECT(source OBJ) OJ Designates that is ting file be broken into pages and each will have a header NOPAGING P PAGING NOPI Designates that listing file be broken into pages and each will have a header NOPAGING P PAGELENGT(60) PL Sets maximum number of lines in each page of listing file (range=10 to 65536) PAGE WIDTH (N) P PAGE WIDTH (120) PW Set maximum number of characters in each line of listing file (range=10 to 65536) PRINT(file) P PRINT(source LST) PR Designates file to receive source listing NOPRINT P PRINT(source LST) NOPR Designates file to receive source listing NOPRINT P PRINT(source LST) NOPR Designates file to receive source listing from SAVE stack REGISTERBANK P REGISTERBANK(0) RB Indicates one or more banks used in program module (tb) NOREGISTER- BANK SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program MOSYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no register banks are used	(file)						
by a macro call were already in the source file	NOERRORPRINT	P	NOERRORPRINT	NOEP	only		
INCLUED(file) G	GEN	G	GENONLY	GO			
INCLUED(file) G	GENONLY	G	GENONLY	NOGE	List only the original source text in the listing file		
LIST G LIST NOLIST G LIST NOLIST NOLIST G LIST NOLIST G LIST NOLIST G LIST NOLIST G LIST NOLIST NOLIST G LIST NOLID Do not print subsequent lines of source code in listing file MACRO (Men precent)	INCLUED(file)	G	not applicable	IC			
NOLIST G		G		LI			
MACRO (men precent)	NOLIST	G		NOLI			
free memory for macro processing			MACRO(50)	MR			
MOD51	(men precent)		\ /				
MOD51	NOMACRO	P	MACRO(50)	NOMR	Do not evalutate macro calls		
NOMOD51		P		MO	Recognize the 8051-specific predefined special function		
OBJECT(file) P OBJECT(source OBJ) OJ Designates file to receive object code NOOBJECT P OBJECT(source OBJ) NOOJ Designates file to receive object code PAGING P PAGING PI Designates that no object file will be created will have a header NOPAGING P PAGING NOPI Designates that listing file be broken into pages and each will have a header NOPAGING P PAGING NOPI Designates that listing file be broken into pages and each will have a header NOPAGING P PAGELENGT(60) PL Sets maximun number of lines in each page of listing file (range=10 to 65536) PAGE WIDTH (N) P PAGEWIDTH(120) PW Set maximun number of characters in each line of listing file (range = 72 to 132) PRINT(file) P PRINT(source.LST) PR Designates that no listing file will be created SAVE G not applicable SA Stores current control settings from SAVE stack RESTORE G not applicable RS Restores control settings from SAVE stack REGISTERBANK (nth) NOREGISTER-BANK P REGISTERBANK(0) RB Indicates one or more banks used in program module (rth) NOREGISTER-BANK P SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program				-1	registers		
OBJECT(file) P OBJECT(source OBJ) OJ Designates file to receive object code NOOBJECT P OBJECT(source OBJ) NOOJ Designates that no object file will be created PAGING P PAGING PI Designates that listing file be broken into pages and each will have a header NOPAGING P PAGING NOPI Designates that listing file be broken into pages and each will have a header NOPAGING P PAGING NOPI Designates that listing file will contain no page breaks PAGELENGTH P PAGELENGT(60) PL Sets maximum number of lines in each page of listing file (range=10 to 65536) PAGE WIDTH (N) P PAGEWIDTH(120) PW Set maximum number of characters in each line of listing file (range = 72 to 132) PRINT(file) P PRINT(source LST) PR Designates file to receive source listing NOPRINT P PRINT(source LST) NOPR Designates that no listing file will be created SAVE G not applicable SA Stores current control settings from SAVE stack RESTORE G not applicable RS Restores control settings from SAVE stack REGISTERBANK (nth) REGISTERBANK(0) RB Indicates one or more banks used in program module NOREGISTER P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES P same as source WF Designates alternate path for temporay workfiles (path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	NOMOD51	P	MOD51	NOMO	Do not recognize the 8051-specific predefined special		
NOOBJECT P OBJECT(source.OBJ) NOOJ Designates that no object file will be created					function registers		
PAGING P PAGING PI Designates that listing file be broken into pages and each will have a header NOPAGING P PAGING NOPI Designates that listing file will contain no page breaks PAGELENGTH (N) P PAGELENGT(60) PL Sets maximum number of lines in each page of listing file (range=10 to 65536) PAGE WIDTH (N) P PAGEWIDTH(120) PW Set maximum number of characters in each line of listing file (range=72 to 132) PRINT(file) P PRINT(source.LST) PR Designates file to receive source listing NOPRINT P PRINT(source.LST) NOPR Designates that no listing file will be created SAVE G not applicable SA Stores current control settings from SAVE stack RESTORE G not applicable RS Restores control settings from SAVE stack REGISTERBANK (O) RB Indicates one or more banks used in program module (rb,) NOREGISTER-BANK P REGISTERBANK(0) NORB Indicates that no register banks are used NOSYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES P same as source WF Designates alternate path for temporay workfiles VREF P NOXREF XR Creates a cross reference listing of all symbols used in program	OBJECT(file)	P	OBJECT(source.OBJ)	OJ			
will have a header	NOOBJECT	P	OBJECT(source.OBJ)	NOOJ			
PAGELENGTH (N) PAGEWIDTH (N) PAGEWILLE PAGEWIDTH (N) PAGEWIDTH (N) PAGEWIDTH (N) PAGEWIDTH (N) PAGEW	PAGING	P	PAGING	PI			
(N) PAGE WIDTH (N) PAGEWIDTH(120) PAGEWIDTH(120) PAGEWIDTH(120) PW Set maximum number of characters in each line of listing file (range = 72 to 132) PRINT(file) P PRINT(source.LST) PR Designates file to receive source listing NOPRINT P PRINT(source.LST) NOPR Designates that no listing file will be created SAVE G not applicable SA Stores current control settings from SAVE stack RESTORE G not applicable RS Restores control settings from SAVE stack REGISTERBANK (rb,) NOREGISTER- BANK SYMBOLS P REGISTERBANK(0) NORB Indicates one or more banks used in program module (rb,) NOREGISTER- BANK SYMBOLS P SYMBOLS P SYMBOLS P SYMBOLS NOSB Designates that no register banks are used TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	NOPAGING	P	PAGING	NOPI	Designates that listing file will contain no page breaks		
File (range = 72 to 132) PRINT(file)		P	PAGELENGT(60)	PL	Sets maximun number of lines in each page of listing file (range=10 to 65536)		
PRINT(file) P PRINT(source.LST) PR Designates file to receive source listing NOPRINT P PRINT(source.LST) NOPR Designates that no listing file will be created SAVE G not applicable SA Stores current control settings from SAVE stack RESTORE G not applicable RS Restores control settings from SAVE stack REGISTERBANK P REGISTERBANK(0) RB Indicates one or more banks used in program module (rb,) NOREGISTER-BANK P REGISTERBANK(0) NORB Indicates that no register banks are used SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) P NOXREF XR Creates a cross reference listing of all symbols used in program	PAGE WIDTH (N)	Р	PAGEWIDTH(120)	PW	Set maximum number of characters in each line of listing file (range = 72 to 132)		
SAVE G not applicable SA Stores current control settings from SAVE stack RESTORE G not applicable RS Restores control settings from SAVE stack REGISTERBANK P REGISTERBANK(0) RB Indicates one or more banks used in program module (rb,) NOREGISTER- BANK P REGISTERBANK(0) NORB Indicates that no register banks are used SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) P NOXREF XR Creates a cross reference listing of all symbols used in program	PRINT(file)	P	PRINT(source.LST)	PR	Designates file to receive source listing		
SAVE G not applicable SA Stores current control settings from SAVE stack RESTORE G not applicable RS Restores control settings from SAVE stack REGISTERBANK P REGISTERBANK(0) RB Indicates one or more banks used in program module (rb,) NOREGISTER-BANK P REGISTERBANK(0) NORB Indicates that no register banks are used SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	NOPRINT	P	PRINT(source.LST)	NOPR	Designates that no listing file will be created		
REGISTERBANK (rb,) NOREGISTER-BANK (Pb,) NOREGISTER-BANK (Pb,) NOREGISTER-BANK (Pb,) NOREGISTER-BANK (Pb,) NOREGISTER-BANK (Pb,) NOREGISTER-BANK (Pb,) PREGISTERBANK (Pb,) PREGISTERBANK (Pb,) NORB Indicates that no register banks are used Indicates that no register banks are used SYMBOLS (Pb,) PREGISTERBANK (Pb,) PREGISTERBANK (Pb,) NORB Indicates that no register banks are used Indicates that no register banks are used SYMBOLS (Pa,) PREGISTERBANK (Pb,) NORB Indicates that no register banks are used Program (Pb,) NOSYMBOLS (Pa,) PREGISTERBANK (Pb,) PREGISTERBANK (Pa,) NORB Indicates one or more banks used in program module The latest that no register banks are used Program (Pb,) PREGISTERBANK (Pb,) PREGISTERBANK (Pb,) NORB Indicates that no register banks are used Program (Pb,) PREGISTERBANK (Pb,) NORB Indicates one or more banks used in program module	SAVE	G	not applicable	SA	Stores current control settings from SAVE stack		
(rb,) P REGISTERBANK(0) NORB Indicates that no register banks are used NOREGISTER-BANK P REGISTERBANK(0) NORB Indicates that no register banks are used SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) P same as source WF Designates alternate path for temporay workfiles XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	RESTORE	G	not applicable	RS	Restores control settings from SAVE stack		
NOREGISTER-BANK P REGISTERBANK(0) NORB Indicates that no register banks are used SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) P same as source WF Designates alternate path for temporay workfiles XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	REGISTERBANK	P	REGISTERBANK(0)	RB	Indicates one or more banks used in program module		
BANK SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	(rb,)						
SYMBOLS P SYMBOLS SB Creates a formatted table of all symbols used in program NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) P same as source WF Designates alternate path for temporay workfiles XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	NOREGISTER-	P	REGISTERBANK(0)	NORB	Indicates that no register banks are used		
NOSYMBOLS P SYMBOLS NOSB Designates that no symbol table is created TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) P same as source WF Designates alternate path for temporay workfiles XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	BANK						
TITLE(string) G TITLE() TT Places a string in all subsequent page headers (max.60 characters) WORKFILES (path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	SYMBOLS	P	SYMBOLS	SB			
Characters			SYMBOLS	NOSB			
(path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	TITLE(string)	G	TITLE()	TT			
(path) XREF P NOXREF XR Creates a cross reference listing of all symbols used in program	WORKFILES	P	same as source	WF	Designates alternate path for temporay workfiles		
program	(path)						
1 5	XREF	P	NOXREF	XR	_ · · · · · · · · · · · · · · · · · · ·		
	NOXREF	Р	NOXREF	NOXR			

Fax:86-755-82944243

MACROS

www.STCMCU.com

The macro processing facility (MPL) of ASM51 is a "string replacement" facility. Macros allow frequently used sections of code be defined once using a simple mnemonic and used anywhere in the program by inserting the mnemonic. Programming using macros is a powerful extension of the techniques described thus far. Macros can be defined anywhere in a source program and subsequently used like any other instruction. The syntax for macro definition is

```
%*DEFINE
                 (call pattern)
                                   (macro body)
```

Once defined, the call pattern is like a mnemonic; it may be used like any assembly language instruction by placing it in the mnemonic field of a program. Macros are made distinct from "real" instructions by preceding them with a percent sign, "%". When the source program is assembled, everything within the macro-body, on a character-by-character basis, is substituted for the call-pattern. The mystique of macros is largely unfounded. They provide a simple means for replacing cumbersome instruction patterns with primitive, easy-to-remember mnemonics. The substitution, we reiterate, is on a character-by-character basis—nothing more, nothing less.

For example, if the following macro definition appears at the beginning of a source file,

```
Limited
      %*DEFINE
                  (PUSH DPTR)
                        (PUSH
                              DPH
                        PUSH
                              DPL.
                        )
                        MCU
then the statement
      %PUSH DPTR
```

will appear in the .LST file as

PUSH DPH DPL **PUSH**

The example above is a typical macro. Since the 8051 stack instructions operate only on direct addresses, pushing the data pointer requires two PUSH instructions. A similar macro can be created to POP the data pointer. There are several distinct advantages in using macros:

- A source program using macros is more readable, since the macro mnemonic is generally more indicative of the intended operation than the equivalent assembler instructions.
- The source program is shorter and requires less typing.
- · Using macros reduces bugs
- Using macros frees the programmer from dealing with low-level details.

The last two points above are related. Once a macro is written and debugged, it is used freely without the worry of bugs. In the PUSH DPTR example above, if PUSH and POP instructions are used rather than push and pop macros, the programmer may inadvertently reverse the order of the pushes or pops. (Was it the high-byte or lowbyte that was pushed first?) This would create a bug. Using macros, however, the details are worked out once when the macro is written—and the macro is used freely thereafter, without the worry of bugs.

Since the replacement is on a character-by-character basis, the macro definition should be carefully constructed with carriage returns, tabs, ect., to ensure proper alignment of the macro statements with the rest of the assembly language program. Some trial and error is required.

There are advanced features of ASM51's macro-processing facility that allow for parameter passing, local labels, repeat operations, assembly flow control, and so on. These are discussed below.

Parameter Passing

A macro with parameters passed from the main program has the following modified format:

```
%*DEFINE (macro name (parameter list)) (macro body)
```

For example, if the following macro is defined,

```
%*DEFINE (CMPA# (VALUE))
(CJNE A, #%VALUE, $ + 3
```

then the macro call

```
%CMPA# (20H)
```

will expand to the following instruction in the .LST file:

```
CJNE A, \#20H, \$ + 3
```

Although the 8051 does not have a "compare accumulator" instruction, one is easily created using the CJNE instruction with "\$+3" (the next instruction) as the destination for the conditional jump. The CMPA# mnemonic may be easier to remember for many programmers. Besides, use of the macro unburdens the programmer from remembering notational details, such as "\$+3."

Let's develop another example. It would be nice if the 8051 had instructions such as

```
JUMP IF ACCUMULATOR GREATER THAN X

JUMP IF ACCUMULATOR GREATER THAN OR EQUAL TO X

JUMP IF ACCUMULATOR LESS THAN X

JUMP IF ACCUMULATOR LESS THAN OR EQUAL TO X
```

but it does not. These operations can be created using CJNE followed by JC or JNC, but the details are tricky. Suppose, for example, it is desired to jump to the label GREATER_THAN if the accumulator contains an ASCII code greater than "Z" (5AH). The following instruction sequence would work:

```
CJNE A, #5BH, $÷3
JNC GREATER THAN
```

The CJNE instruction subtracts 5BH (i.e., "Z" + 1) from the content of A and sets or clears the carry flag accordingly. CJNE leaves C=1 for accumulator values 00H up to and including 5AH. (Note: 5AH-5BH<0, therefore C=1; but 5BH-5BH=0, therefore C=0.) Jumping to GREATER_THAN on the condition "not carry" correctly jumps for accumulator values 5BH, 5CH, 5DH, and so on, up to FFH. Once details such as these are worked out, they can be simplified by inventing an appropriate mnemonic, defining a macro, and using the macro instead of the corresponding instruction sequence. Here's the definition for a "jump if greater than" macro:

```
%*DEFINE (JGT (VALUE, LABEL))
(CJNE A, #%VALUE+1, $+3 ;JGT
JNC %LABEL
)
```

To test if the accumulator contains an ASCII code greater than "Z," as just discussed, the macro would be called as

```
%JGT ('Z', GREATER THAN)
```

ASM51 would expand this into

```
CJNE A, #5BH, $+3 ;JGT JNC GREATER THAN
```

The JGT macro is an excellent example of a relevant and powerful use of macros. By using macros, the programmer benefits by using a meaningful mnemonic and avoiding messy and potentially bug-ridden details.

Local Labels

```
Local labels may be used within a macro using the following format:
```

```
%*DEFINE
                        (macro name [(parameter list)])
                                [LOCAL list of local labels] (macro body)
For example, the following macro definition
        %*DEFINE
                    (DEC DPTR) LOCAL SKIP
                        (DEC
                                DPL
                                                ·DECREMENT DATA POINTER
                         MOV
                                A. DPL
                         CJNE
                                A. #0FFH. %SKIP
                         DEC
                                DPL
        %SKIP:
would be called as
        %DEC DPTR
and would be expanded by ASM51 into
                DEC
                        DPL
                                        DECREMENT DATA POINTE
                MOV
                        A. DPL
                CJNE
                        A, #0FFH, SKIP00
                DEC
                        DPH
        SKIP00:
```

Note that a local label generally will not conflict with the same label used elsewhere in the source program, since ASM51 appends a numeric code to the local label when the macro is expanded. Furthermore, the next use of the same local label receives the next numeric code, and so on.

The macro above has a potential "side effect." The accumulator is used as a temporary holding place for DPL. If the macro is used within a section of code that uses A for another purpose, the value in A would be lost. This side effect probably represents a bug in the program. The macro definition could guard against this by saving A on the stack. Here's an alternate definition for the DEC DPTR macro:

```
%*DEFINE
              (DEC DPTR)
                            LOCAL SKIP
               (PUSHACC
               DEC
                      DPL
                                    ;DECREMENT DATA POINTER
              MOV
                     A. DPL
              CJNE
                     A, #0FFH, %SKIP
              DEC
                      DPH
%SKIP:
              POP
                      ACC
```

Repeat Operations

```
This is one of several built-in (predefined) macros. The format is
          %REPEAT
                             (expression)
                                                (text)
```

For example, to fill a block of memory with 100 NOP instructions,

```
%REPEAT (100)
(NOP
```

Mobile:(86)13922805190 Tel:086-755-82948412

Control Flow Operations

www.STCMCU.com

The conditional assembly of section of code is provided by ASM51's control flow macro definition. The format is

```
%IF (expression) THEN (balanced text)
[ELSE (balanced text)] FI
```

For example.

INTRENAL EOU ;1 = 8051 SERIAL I/O DRIVERS

;0 = 8251 SERIAL I/O DRIVERS

Fax:86-755-82944243

%IF (INTERNAL) THEN

(INCHAR: ;8051 DRIVERS

OUTCHR:

) ELSE

Limited :8251 DRIVERS (INCHAR:

OUTCHR:

In this example, the symbol INTERNAL is given the value 1 to select I/O subroutines for the 8051's serial port, or the value 0 to select I/O subroutines for an external UART, in this case the 8251. The IF macro causes ASM51 to assemble one set of drivers and skip over the other. Elsewhere in the program, the INCHAR and OUTCHR subroutines are used without consideration for the particular hardware configuration. As long as the program as assembled with the correct value for INTERNAL, the correct subroutine is executed.

Appendix B: 8051 C Programming

ADVANTAGES AND DISADVANTAGES OF 8051 C

The advantages of programming the 8051 in C as compared to assembly are:

- Offers all the benefits of high-level, structured programming languages such as C, including the ease of writing subroutines
- Often relieves the programmer of the hardware details that the complier handles on behalf of the programmer
- Easier to write, especially for large and complex programs
- Produces more readable program source codes

Nevertheless, 8051 C, being very similar to the conventional C language, also suffers from the following disadvantages:

- Processes the disadvantages of high-level, structured programming languages.
- · Generally generates larger machine codes
- · Programmer has less control and less ability to directly interact with hardware

To compare between 8051 C and assembly language, consider the solutions to the Example—Write a program using Timer 0 to create a 1KHz square wave on P1.0.


A solution written below in 8051 C language:

A solution written below in assembly language:

```
ORG
                 8100H
                                   :16-bit timer mode
        MOV
                 TMOD, #01H
LOOP:
        MOV
                 THO, #0FEH
                                   :-500 (high byte)
        MOV
                 TL0, #0CH
                                   ;-500 (low byte)
        SETB
                 TR0
                                   :start timer
WAIT:
        JNB
                 TF0, WAIT
                                   :wait for overflow
        CLR
                 TR0
                                   ;stop timer
        CLR
                 TF0
                                   ;clear timer overflow flag
        CPL
                 P1.0
                                   ;toggle port bit
        SJMP
                 LOOP
                                   ;repeat
        END
```

Notice that both the assembly and C language solutions for the above example require almost the same number of lines. However, the difference lies in the readability of these programs. The C version seems more human than assembly, and is hence more readable. This often helps facilitate the human programmer's efforts to write even very complex programs. The assembly language version is more closely related to the machine code, and though less readable, often results in more compact machine code. As with this example, the resultant machine code from the assembly version takes 83 bytes while that of the C version requires 149 bytes, an increase of 79.5%!

The human programmer's choice of either high-level C language or assembly language for talking to the 8051, whose language is machine language, presents an interesting picture, as shown in following figure.



Conversion between human, high-level, assembly, and machine language

8051 C COMPILERS

We saw in the above figure that a complier is needed to convert programs written in 8051 C language into machine language, just as an assembler is needed in the case of programs written in assembly language. A complier basically acts just like an assembler, except that it is more complex since the difference between C and machine language is far greater than that between assembly and machine language. Hence the complier faces a greater task to bridge that difference.

Currently, there exist various 8051 C complier, which offer almost similar functions. All our examples and programs have been compiled and tested with Keil's µ Vision 2 IDE by Keil Software, an integrated 8051 program development environment that includes its C51 cross compiler for C. A cross compiler is a compiler that normally runs on a platform such as IBM compatible PCs but is meant to compile programs into codes to be run on other platforms such as the 8051.

DATA TYPES

8051 C is very much like the conventional C language, except that several extensions and adaptations have been made to make it suitable for the 8051 programming environment. The first concern for the 8051 C programmer is the data types. Recall that a data type is something we use to store data. Readers will be familiar with the basic C data types such as int, char, and float, which are used to create variables to store integers, characters, or floatingpoints. In 8051 C, all the basic C data types are supported, plus a few additional data types meant to be used specifically with the 8051.

The following table gives a list of the common data types used in 8051 C. The ones in bold are the specific 8051 extensions. The data type bit can be used to declare variables that reside in the 8051's bit-addressable locations (namely byte locations 20H to 2FH or bit locations 00H to 7FH). Obviously, these bit variables can only store bit values of either 0 or 1. As an example, the following C statement:

bit flag = 0;

declares a bit variable called flag and initializes it to 0.

Data types used in 8051 C language

Data Type	Bits	Bytes	Value Range	
bit	1		0 to 1	
signed char	8	1	-128 to +127	
unsigned char	8	1	0 to 255	
enum	16	2	-32768 to +32767	
signed short	16	2	-32768 to +32767	
unsigned short	16	2	0 to 65535	
signed int	16	2	-32768 to +32767	
unsigned int	16	2	0 to 65535	
signed long	32	4	-2,147,483,648 to +2,147,483,647	
unsigned long	32	4	0 to 4,294,967,295	
float	32	4	±1.175494E-38 to ±3.402823E+38	
sbit	1		0 to 1	
sfr	8	1	0 to 255	
sfr16	16	2	0 to 65535	

The data type **sbit** is somewhat similar to the bit data type, except that it is normally used to declare 1-bit variables that reside in special function registes (SFRs). For example:

sbit
$$P = 0xD0$$
:

declares the **sbit** variable P and specifies that it refers to bit address D0H, which is really the LSB of the PSW SFR. Notice the difference here in the usage of the assignment ("=") operator. In the context of **sbit** declarations, it indicatess what address the **sbit** variable resides in, while in **bit** declarations, it is used to specify the initial value of the bit variable.

Besides directly assigning a bit address to an **sbit** variable, we could also use a previously defined **sfr** variable as the base address and assign our **sbit** variable to refer to a certain bit within that **sfr**. For example:

sfr
$$PSW = 0xD0$$
;
sbit $P = PSW^0$:

This declares an sfr variable called PSW that refers to the byte address D0H and then uses it as the base address to refer to its LSB (bit 0). This is then assigned to an **sbit** variable, P. For this purpose, the carat symbol (^) is used to specify bit position 0 of the PSW.

A third alternative uses a constant byte address as the base address within which a certain bit is referred. As an illustration, the previous two statements can be replaced with the following:

sbit
$$P = 0xD0 \land 0$$
:

Meanwhile, the sfr data type is used to declare byte (8-bit) variables that are associated with SFRs. The statement:

sfr
$$IE = 0xA8$$
:

declares an sfr variable IE that resides at byte address A8H. Recall that this address is where the Interrupt Enable (IE) SFR is located; therefore, the sfr data type is just a means to enable us to assign names for SFRs so that it is easier to remember.

The sfr16 data type is very similar to sfr but, while the sfr data type is used for 8-bit SFRs, sfr16 is used for 16-bit SFRs. For example, the following statement:

sfr16 DPTR =
$$0x82$$
:

Header file for generic 8051 microcontroller.

declares a 16-bit variable DPTR whose lower-byte address is at 82H. Checking through the 8051 architecture, we find that this is the address of the DPL SFR, so again, the **sfr16** data type makes it easier for us to refer to the SFRs by name rather than address. There's just one thing left to mention. When declaring **sbit**, **sfr**, or **sfr16** variables, remember to do so outside main, otherwise you will get an error.

In actual fact though, all the SFRs in the 8051, including the individual flag, status, and control bits in the bit-addressable SFRs have already been declared in an include file, called reg51.h, which comes packaged with most 8051 C compilers. By using reg51.h, we can refer for instance to the interrupt enable register as simply IE rather than having to specify the address A8H, and to the data pointer as DPTR rather than 82H. All this makes 8051 C programs more human-readable and manageable. The contents of reg51.h are listed below.

/* BYTI	E Register	*/		 I I	 	sbit	IE1	= 0x8B;
sfr	P0	= 0x80;		Ш		sbit	IT1	= 0x8A;
sfr	P1	= 0x90;		Ш		sbit	IEO L	= 0x89;
sfr	P2	= 0xA0;		Ш		sbit	IT0	= 0x88;
sfr	P3	= 0xB0;		Ш		/* IE */		, ,
sfr	PSW	$= 0 \times D0$;		Ш		sbit	EA	= 0xAF;
sfr	ACC	= 0xE0;			1	sbit	ES	= 0xAC;
sfr	В	= 0xF0;		N		sbit	ET1	= 0xAB;
sfr	SP	= 0x81;	- A ()	N		sbit	EX1	= 0xAA;
sfr	DPL	= 0x82;		Ш		sbit	ET0	= 0xA9;
sfr	DPH	= 0x83;	IAT	Ш		sbit	EX0	= 0xA8;
sfr	PCON	= 0x87;		Ш		/* IP */		
sfr	TCON	= 0x88;		Ш		sbit	PS	= 0xBC;
sfr	TMOD	= 0x89;		Ш		sbit	PT1	= 0xBB;
sfr	TL0	= 0x8A;		Ш		sbit	PX1	= 0xBA;
sfr	TL1	= 0x8B;		Ш		sbit	PT0	= 0xB9;
sfr	TH0	= 0x8C;		Ш		sbit	PX0	= 0xB8;
sfr	TH1	= 0x8D;		Ш		/* P3 */		
sfr	IE	= 0xA8;		Ш		sbit	RD	= 0xB7;
sfr	IP	= 0xB8;		Ш		sbit	WR	= 0xB6;
sfr	SCON	= 0x98;		Ш		sbit	T1	= 0xB5;
sfr	SBUF	= 0x99;		Ш		sbit	T0	= 0xB4;
	Register */			Ш		sbit	INT1	= 0xB3;
/* PSW	*/			Ш		sbit	INT0	= 0xB2;
sbit	CY	= 0xD7;		Ш		sbit	TXD	= 0xB1;
sbit	AC	= 0xD6;		Ш		sbit	RXD	= 0xB0;
sbit	F0	= 0xD5;		Ш		/* SCON		
sbit	RS1	= 0xD4;		Ш		sbit	SM0	= 0x9F;
sbit	RS0	= 0xD3;		Ш		sbit	SM1	= 0x9E;
sbit	OV	= 0xD2;		Ш		sbit	SM2	= 0x9D;
sbit	P	= 0xD0;		Ш		sbit	REN	= 0x9C;
/* TCO				Ш		sbit	TB8	= 0x9B;
sbit	TF1	= 0x8F;		Ш		sbit	RB8	= 0x9A;
sbit	TR1	= 0x8E;		Ш		sbit	TI	= 0x99;
sbit	TF0	= 0x8D;		Ш		sbit	RI	= 0x98;
sbit	TR0	= 0x8C;		Ш				

MEMORY TYPES AND MODELS

The 8051 has various types of memory space, including internal and external code and data memory. When declaring variables, it is hence reasonable to wonder in which type of memory those variables would reside. For this purpose, several memory type specifiers are available for use, as shown in following table.

Memory types used in 8051 C language				
Memory Type Description (Size)				
code	Code memory (64 Kbytes)			
data	Directly addressable internal data memory (128 bytes)			
idata	Indirectly addressable internal data memory (256 bytes)			
bdata	Bit-addressable internal data memory (16 bytes)			
xdata	External data memory (64 Kbytes)			
pdata	Paged external data memory (256 bytes)			

Mobile:(86)13922805190

The first memory type specifier given in above table is **code**. This is used to specify that a variable is to reside in code memory, which has a range of up to 64 Kbytes. For example:

```
errormsg[] = "An error occurred";
```

declares a char array called errormsg that resides in code memory.

If you want to put a variable into data memory, then use either of the remaining five data memory specifiers in above table. Though the choice rests on you, bear in mind that each type of data memory affect the speed of access and the size of available data memory. For instance, consider the following declarations:

```
data _num1:
signed int
bit bdata
           numbit;
unsigned int xdata num2;
```

The first statement creates a signed int variable num1 that resides in inernal data memory (00H to 7FH). The next line declares a bit variable numbit that is to reside in the bit-addressable memory locations (byte addresses 20H to 2FH), also known as bdata. Finally, the last line declares an unsigned int variable called num2 that resides in external data memory, xdata. Having a variable located in the directly addressable internal data memory speeds up access considerably; hence, for programs that are time-critical, the variables should be of type data. For other variants such as 8052 with internal data memory up to 256 bytes, the **idata** specifier may be used. Note however that this is slower than data since it must use indirect addressing. Meanwhile, if you would rather have your variables reside in external memory, you have the choice of declaring them as **pdata** or **xdata**. A variable declared to be in pdata resides in the first 256 bytes (a page) of external memory, while if more storage is required, xdata should be used, which allows for accessing up to 64 Kbytes of external data memory.

What if when declaring a variable you forget to explicitly specify what type of memory it should reside in, or you wish that all variables are assigned a default memory type without having to specify them one by one? In this case, we make use of **memory models**. The following table lists the various memory models that you can use.

Memory models used in 8051 C language			
Memory Model	Description		
Small	Variables default to the internal data memory (data)		
Compact	Variables default to the first 256 bytes of external data memory (pdata)		
Large	Variables default to external data memory (xdata)		

A program is explicitly selected to be in a certain memory model by using the C directive, #pragma. Otherwise, the default memory model is **small**. It is recommended that programs use the small memory model as it allows for the fastest possible access by defaulting all variables to reside in internal data memory.

The **compact** memory model causes all variables to default to the first page of external data memory while the **large** memory model causes all variables to default to the full external data memory range of up to 64 Kbytes.

ARRAYS

Often, a group of variables used to store data of the same type need to be grouped together for better readability. For example, the ASCII table for decimal digits would be as shown below.

ASC	CII table for decimal digits
Decimal Digit	ASCII Code In Hex
0	30H
1	31H
2	32H
3	33Н
4	34Н
5	35H
6	36Н
7	37H
8	38H
9	39Н



To store such a table in an 8051 C program, an array could be used. An array is a group of variables of the same data type, all of which could be accessed by using the name of the arrary along with an appropriate index.

The array to store the decimal ASCII table is:

```
int table [10] = {0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39};
```

Notice that all the elements of an array are separated by commas. To access an individul element, an index starting from 0 is used. For instance, table[0] refers to the first element while table[9] refers to the last element in this ASCII table

STRUCTURES

Sometime it is also desired that variables of different data types but which are related to each other in some way be grouped together. For example, the name, age, and date of birth of a person would be stored in different types of variables, but all refer to the person's personal details. In such a case, a structure can be declared. A structure is a group of related variables that could be of different data types. Such a structure is declared by:

Once such a structure has been declared, it can be used like a data type specifier to create structure variables that have the member's name, age, and DOB. For example:

```
struct person grace = {"Grace", 22, 01311980};
```

would create a structure variable grace to store the name, age, and data of birth of a person called Grace. Then in order to access the specific members within the person structure variable, use the variable name followed by the dot operator (.) and the member name. Therefore, grace.name, grace.age, grace.DOB would refer to Grace's name, age, and data of birth, respectively.

POINTERS

When programming the 8051 in assembly, sometimes register such as R0, R1, and DPTR are used to store the addresses of some data in a certain memory location. When data is accessed via these registers, indirect addressing is used. In this case, we say that R0, R1, or DPTR are used to point to the data, so they are essentially pointers.

Correspondingly in C, indirect access of data can be done through specially defined pointer variables. Pointers are simply just special types of variables, but whereas normal variables are used to directly store data, pointer variables are used to store the addresses of the data. Just bear in mind that whether you use normal variables or pointer variables, you still get to access the data in the end. It is just whether you go directly to where it is stored and get the data, as in the case of normal variables, or first consult a directory to check the location of that data before going there to get it, as in the case of pointer variables.

Declaring a pointer follows the format:

```
imitec
            *pointer name;
data type
where
                            refers to which type of data that the pointer is pointing to
         data type
                            denotes that this is a pointer variable
                            is the name of the pointer
         pointer name
```

As an example, the following declarations:

```
int * numPtr
int num:
numPtr = & num:
```

first declares a pointer variable called numPtr that will be used to point to data of type int. The second declaration declares a normal variable and is put there for comparison. The third line assigns the address of the num variable to the numPtr pointer. The address of any variable can be obtained by using the address operator, &, as is used in this example. Bear in mind that once assigned, the numPtr pointer contains the address of the num variable, not

The above example could also be rewritten such that the pointer is straightaway initialized with an address when it is first declared:

```
int num:
   * numPtr = & num;
```

In order to further illustrate the difference between normal variables and pointer variables, consider the following, which is not a full C program but simply a fragment to illustrate our point:

```
int num = 7;
int * numPtr = #
printf ("%d\n", num);
printf ("%d\n", numPtr);
printf ("%d\n", &num);
printf ("%d\n", *numPtr);
```

The first line declare a normal variable, num, which is initialized to contain the data 7. Next, a pointer variable, numPtr. is declared, which is initialized to point to the address of num. The next four lines use the printf() function, which causes some data to be printed to some display terminal connected to the serial port. The first such line displays the contents of the num variable, which is in this case the value 7. The next displays the contents of the numPtr pointer, which is really some weird-looking number that is the address of the num variable. The third such line also displays the addresss of the num variable because the address operator is used to obtain num's address. The last line displays the actual data to which the numPtr pointer is pointing, which is 7. The * symbol is called the indirection operator, and when used with a pointer, indirectly obtains the data whose address is pointed to by the pointer. Therefore, the output display on the terminal would show:

```
13452 (or some other weird-looking number)
13452 (or some other weird-looking number)
```

A Pointer's Memory Type

Recall that pointers are also variables, so the question arises where they should be stored. When declaring pointers, we can specify different types of memory areas that these pointers should be in, for example:

```
int * xdata numPtr = & num:
```

This is the same as our previous pointer examples. We declare a pointer numPtr, which points to data of type int stored in the num variable. The difference here is the use of the memory type specifier xdata after the *. This is specifies that pointer numPtr should reside in external data memory (xdata), and we say that the pointer's memory type is xdata.

Typed Pointers

We can go even further when declaring pointers. Consider the example:

```
int data * xdata numPtr = #
```

The above statement declares the same pointer numPtr to reside in external data memory (xdata), and this pointer points to data of type int that is itself stored in the variable num in internal data memory (data). The memory type specifier, data, before the * specifies the data memory type while the memory type specifier, xdata, after the * specifies the pointer memory type.

Pointer declarations where the data memory types are explicitly specified are called typed pointers. Typed pointers have the property that you specify in your code where the data pointed by pointers should reside. The size of typed pointers depends on the data memory type and could be one or two bytes.

Untyped Pointers

When we do not explicitly state the data memory type when declaring pointers, we get untyped pointers, which are generic pointers that can point to data residing in any type of memory. Untyped pointers have the advantage that they can be used to point to any data independent of the type of memory in which the data is stored. All untyped pointers consist of 3 bytes, and are hence larger than typed pointers. Untyped pointers are also generally slower because the data memory type is not determined or known until the complied program is run at runtime. The first byte of untyped pointers refers to the data memory type, which is simply a number according to the following table. The second and third bytes are respectively, the higher-order and lower-order bytes of the address being pointed to.

An untyped pointer is declared just like normal C, where:

```
int * xdata numPtr = #
```

does not explicitly specify the memory type of the data pointed to by the pointer. In this case, we are using untyped pointers.

Data memory type values stored in first byte of untyped pointers			
Value	Data Memory Type		
1	idata		
2	xdata		
3	pdata		
4	data/bdata		
5	code		

FUNCTIONS

In programming the 8051 in assembly, we learnt the advantages of using subroutines to group together common and frequently used instructions. The same concept appears in 8051 C, but instead of calling them subroutines, we call them functions. As in conventional C, a function must be declared and defined. A function definition includes a list of the number and types of inputs, and the type of the output (return type), puls a description of the internal contents, or what is to be done within that function.

The format of a typical function definition is as follows:

```
return type function name (arguments) [memory] [reentrant] [interrupt] [using]
where
                              refers to the data type of the return (output) value
          return type
                              is any name that you wish to call the function as
          function name
                              is the list of the type and number of input (argument) values
          arguments
                              refers to an explicit memory model (small, compact or large)
          memory
                              refers to whether the function is reentrant (recursive)
          reentrant
                              indicates that the function is acctually an ISR
          interrupt
          using
                              explicitly specifies which register bank to use
Consider a typical example, a function to calculate the sum of two numbers:
```

```
int sum (int a, int b)
          return a + b:
```

This function is called sum and takes in two arguments, both of type int. The return type is also int, meaning that the output (return value) would be an int. Within the body of the function, delimited by braces, we see that the return value is basically the sum of the two agruments. In our example above, we omitted explicitly specifying the options: memory, reentrant, interrupt, and using. This means that the arguments passed to the function would be using the default small memory model, meaning that they would be stored in internal data memory. This function is also by default non-recursive and a normal function, not an ISR. Meanwhile, the default register bank is bank 0.

Parameter Passing

In 8051 C, parameters are passed to and from functions and used as function arguments (inputs). Nevertheless, the technical details of where and how these parameters are stored are transparent to the programmer, who does not need to worry about these techinalities. In 8051 C, parameters are passed through the register or through memory. Passing parameters through registers is faster and is the default way in which things are done. The registers used and their purpose are described in more detail below.

Registers used in parameter passing						
Number of Argument	Char / 1-Byte Pointer	INT / 2-Byte Pointer	Long/Float	Generic Pointer		
1	R7	R6 & R7	R4–R7	R1-R3		
2	R5	R4 &R5	R4–R7			
3	R3	R2 & R3				

Since there are only eight registers in the 8051, there may be situations where we do not have enough registers for parameter passing. When this happens, the remaining parameters can be passed through fixed memory loacations. To specify that all parameters will be passed via memory, the NOREGPARMs control directive is used. To specify the reverse, use the REGPARMs control directive.

Return Values

Unlike parameters, which can be passed by using either registers or memory locations, output values must be returned from functions via registers. The following table shows the registers used in returning different types of values from functions.

Registers	used in returning	values from functions
Return Type	Register	Description
bit	Carry Flag (C)	. 1
char/unsigned char/1-byte pointer	R7	
int/unsigned int/2-byte pointer	R6 & R7	MSB in R6, LSB in R7
long/unsigned long	R4–R7	MSB in R4, LSB in R7
float	R4–R7	32-bit IEEE format
generic pointer	R1-R3	Memory type in R3, MSB in R2, LSB in R1

Appendix C: STC11/10xx series MCU Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Srotage temperature	TST	-55	+125	$^{\circ}\mathbb{C}$
Operating temperature (I)	TA	-40	+85	$^{\circ}\mathbb{C}$
Operating temperature (C)	TA	0	+70	$^{\circ}\mathbb{C}$
DC power supply (5V)	VDD - VSS	-0.3	+5.5	V
DC power supply (3V)	VDD - VSS	-0.3	+3.6	V
Voltage on any pin	-	-0.3	VCC + 0.3	V

DC Specification (5V MCU)

Crim	Parameter	Specifi	cation			Test Condition	
Sym	Parameter	Min.	Тур	Max.	Unit	Test Condition	
VDD	Operating Voltage	4.1	5.0	5.5	V		
IPD	Power Down Current	-	< 0.1	-10	uA	5V	
IIDL	Idle Current	-	3.0		mA	5V	
ICC	Operating Current	- 1	4	20	mA	5V	
VIL1	Input Low (P0,P1,P2,P3)	-	- 1	0.8	V	5V	
VIH1	Input High (P0,P1,P2,P3)	2.0	1	-	V	5V	
VIH2	Input High (RESET)	2.2	-	-	V	5V	
IOL1	Sink Current for output low (P0,P1,P2,P3)	-	20	-	mA	5V@Vpin=0.45V	
IOH1	Sourcing Current for output high (P0,P1,P2,P3)	150	230		uA	5V	
ЮП	(Quasi-output)	130	230	-	uA	3 v	
IOH2	Sourcing Current for output high (P0,P1,P2,P3)		20		A	51/@V/nin=2.4V/	
Юп2	(Push-Pull)	-	20	-	mA	5V@Vpin=2.4V	
IIL	Logic 0 input current (P0,P1,P2,P3)	-	-	50	uA	Vpin=0V	
ITL	Logic 1 to 0 transition current (P0,P1,P2,P3)	100	270	600	uA	Vpin=2.0V	

DC Specification (3V MCU)


Crim	Parameter	Specif	ication			Test Condition
Sym	Parameter	Min.	Тур	Max.	Unit	Test Condition
VDD	Operating Voltage	2.2	3.3	3.6	V	
IPD	Power Down Current	-	< 0.1	-	uA	3.3V
IIDL	Idle Current	-	2.0	-	mA	3.3V
ICC	Operating Current	-	4	10	mA	3.3V
VIL1	Input Low (P0,P1,P2,P3)	-	-	0.8	V	3.3V
VIH1	Input High (P0,P1,P2,P3)	2.0	-	-	V	3.3V
VIH2	Input High (RESET)	2.2	-	-	V	3.3V
IOL1	Sink Current for output low (P0,P1,P2,P3)	-	20	-	mA	3.3V@Vpin=0.45V
IOH1	Sourcing Current for output high (P0,P1,P2,P3)	40	70		,, A	3.3V
ЮПІ	(Quasi-output)	40	/0	-	uA	3.3 V
IOH2	Sourcing Current for output high (P0,P1,P2,P3)		20		A	2.2
IOH2	(Push-Pull)	-	20	-	mA	3.3
IIL	Logic 0 input current (P0,P1,P2,P3)	-	8	50	uA	Vpin=0V
ITL	Logic 1 to 0 transition current (P0,P1,P2,P3)	-	110	600	uA	Vpin=2.0V

Appendix D: Using Serial port expand I/O interface

STC11/10xx series MCU serial port mode0 can be used for expand IO if UART is free in your application. UART Mode0 is a synchronous shift register, the baudrate is fixed at fosc/12, RXD pin (P3.0) is the data I/O port, and TXD pin (P3.1) is clock output port, data width is 8 bits, always sent / received the lowest bit at first.

(1) Using 74HC165 expand parallel input ports

Please refer to the following circuit which using 2 pcs 74HC165 to expand 16 input I/Os



74HC165 is a 8-bit parallel input shift register, when S/L (Shift/Load) pin is falling to low level, the parallel port data is read into internal register, and now, if S/L is raising to high and ClockDisable pin (15 pin) is low level, then clock signal from CP pin is enable. At this time register data will be output from the Dh pin (9 pin) with the clock input.

MOV R7,#05H ;read 5 groups data MOV R0,#20H ;set buffer address START: CLR P1.0 ;S/L = 0, load port data

SETB P1.0 ;S/L = 1, lock data and enable clock

MOV R1,#02H ;2 bytes per group

RXDAT:MOV SCON,#00010000B ;set serial as mode 0 and enable receive data

WAIT: JNB RI, WAIT ; wait for receive complete CLR RI ; clear receive complete flag


MOV A,SBUF ;read data to ACC MOV @R0,A ;save data to buffer INC R0 ;modify buffer ptr DJNZ R1,RXDAT ;read next byte DJNZ R7,START ;read next group

. . .

(2) Using 74HC164 expand parallel output ports

Please refer to the following circuit which using 2 pcs 74HC164 to expand 16 output I/Os

Mobile:(86)13922805190



When serial port is working in MODE0, the serial data is input/output from RXD(P3.0) pin and serial clock is output from TXD(P3.1). Serial data is always starting transmission from the lowest bit.

START: MOV R7,#02H

MOV R0,#30H

MOV SCON,#00000000B

SEND: MOV A, @R0

MOV SBUF, A

WAIT: JNB TI, WAIT

CLR TI

INC R0 DJNZ R7,SEND output 2 bytes data

set buffer address

;set serial as mode 0 read data from buffer

;start send data

;wait for send complete

;clear send complete flag

modify buffer ptr

;send next data

Tel:086-755-82948412

Appendix E: STC10/11xx series Selection Table

Type 1T 8051 MCU	Operating voltage (V)	F l a s h (B)	S A R M (B)	T I M E R	U A R T	D P T R	PCA/ PWM D/A	A/ D	W D T	E E P R O M (B)	Internal low voltage interrupt	Internal Reset threshold voltage can be configured	External interrupts which can wake up power down mode	Special timer for waking power down mode	Package of 40-pin (36 I/O ports)	Package of 44-pin (40 I/O ports)
STC10F04	5.5~3.3	4K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F04XE	5.5~3.3	4K	512	2	1-2	2	N	N	Y	5K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F06	5.5~3.3	6K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F06XE	5.5~3.3	6K	512	2	1-2	2	N	N	Y	5K	Y	Y	5.1	N	PDIP	LQFP/ PLCC
STC10F08	5.5~3.3	8K	256	2	1-2	2	N	N	Y	N	Y	Y	- 65	N	PDIP	LQFP/ PLCC
STC10F08XE	5.5~3.3	8K	512	2	1-2	2	N	N	Y	5K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F10	5.5~3.3	10K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F10XE	5.5~3.3	10K	512	2	1-2	2	N	N	Y	3K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F12	5.5~3.3	12K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F12XE	5.5~3.3	12K	512	2	1-2	2	N	N	Y	1K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F14X	5.5~3.7	14K	512	2	1-2	2	N	N	Y	IAP	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L04	3.6~2.1	4K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L04XE	3.6~2.1	4K	512	2	1-2	2	N	N	Y	5K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L06	3.6~2.1	6K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L06XE	3.6~2.1	6K	512	2	1-2	2	N	N	Y	5K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L08	3.6~2.1	8K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L08XE	3.6~2.1	8K	512	2	1-2	2	N	N	Y	5K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L10	3.6~2.1	10K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10F10XE	3.6~2.1	10K	512	2	1-2	2	N	N	Y	3K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L12	3.6~2.1	12K	256	2	1-2	2	N	N	Y	N	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L12XE	3.6~2.1	12K	512	2	1-2	2	N	N	Y	1K	Y	Y	5	N	PDIP	LQFP/ PLCC
STC10L14X	3.6~2.4	14K	512	2	1-2	2	N	N	Y	IAP	Y	Y	5	N	PDIP	LQFP/ PLCC

Type 1T 8051 MCU	Operating voltage (V)	F l a s h (B)	S A R M (B)	T I M E R	U A R T	D P T R	PCA/ PWM D/A	A/ D	W D T	E E P R O M (B)	Internal low voltage interrupt	Internal Reset threshold voltage can be configured	External interrupts which can wake up power down mode	Special timer for waking power down mode	Package of 40-pin (36 I/O ports)	Package of 44-pin (40 I/O ports)
STC11F16XE	5.5~3.7	16K	1280	2	1-2	2	N	N	Y	45K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11F32XE	5.5~3.7	32K	1280	2	1-2	2	N	N	Y	29K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11F40XE	5.5~3.7	40K	1280	2	1-2	2	N	N	Y	21K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11F48XE	5.5~3.7	48K	1280	2	1-2	2	N	N	Y	13K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11F52XE	5.5~3.7	52K	1280	2	1-2	2	N	N	Y	9K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11F56XE	5.5~3.7	56K	1280	2	1-2	2	N	N	Y	5K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11F60XE	5.5~3.7	60K	1280	2	1-2	2	N	N	Y	1K	Y	Y	5	Y	PDIP	LQFP/ PLCC
IAP11F62XE	5.5~4.1	62K	1280	2	1-2	2	N	N	Y	IAP	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11F08XE	5.5~3.7	8K	1280	2	1-2	2	N	N	Y	53K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L16XE	3.6~2.1	16K	1280	2	1-2	2	N	N	Y	45K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L32XE	3.6~2.1	32K	1280	2	1-2	2	N	N	Y	29K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L40XE	3.6~2.1	40K	1280	2	1-2	2	N	N	Y	21K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L48XE	3.6~2.1	48K	1280	2	1-2	2	N	N	Y	13K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L52XE	3.6~2.1	52K	1280	2	1-2	2	N	N	Y	9K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L56XE	3.6~2.1	56K	1280	2	1-2	2	N	N	Y	5K	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L60XE	3.6~2.1	60K	1280	2	1-2	2	N	N	Y	1K	Y	Y	5	Y	PDIP	LQFP/ PLCC
IAP11L62XE	3.6~2.4	62K	1280	2	1-2	2	N	N	Y	IAP	Y	Y	5	Y	PDIP	LQFP/ PLCC
STC11L08XE	3.6~2.1	8K	1280	2	1-2	2	N	N	Y	53K	Y	Y	5	Y	PDIP	LQFP/ PLCC

Type 1T 8051 MCU	Operating voltage (V)	F l a s h (B)	M	T I M E R	U A R T	D P T R	PCA/ PWM D/A	A/ D	W D T	E P R O M (B)	Internal low voltage interrupt	Internal Reset threshold voltage can be configured	External interrupts which can wake up power down mode	Special timer for waking power down mode	Package of 16-pin (12 I/O ports)	Package of 18-pin (14 I/O ports)	Package of 20-pin (16 I/O ports)
STC11F01	5.5~3.7	1K	256	2	1-2	1	N	N	Y	1	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11F02	5.5~3.7	2K	256	2	1-2	1	N	N	Y	-	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11F04	5.5~3.7	4K	256	2	1-2	1	N	N	Y	-	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11F01E	5.5~3.7	1K	256	2	1-2	1	N	N	Y	2K	Y	Y	5+6	(Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11F02E	5.5~3.7	2K	256	2	1-2	1	N	N	Y	2K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11F03E	5.5~3.7	3K	256	2	1-2	1	N	N	Y	2K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11F04E	5.5~3.7	4K	256	2	1-2	1	N	N	Y	1K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11F05E	5.5~4.1	5K	256	2	1-2	1	N	N	Y	1K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
IAP11F06	5.5~3.7	6K	256	2	1-2	1	N	N	Y	IAP	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
Type 1T 8051 MCU	Operating voltage (V)	F l a s h (B)	S A R M (B)	T I M E R	U A R T	D P T R	PCA/ PWM D/A	A/ D	W D T	E P R O M (B)	Internal low voltage interrupt	Internal Reset threshold voltage can be configured	External interrupts which can wake up power down mode	Special timer for waking power down mode	Package of 16-pin (12 I/O ports)	Package of 18-pin (14 I/O ports)	Package of 20-pin (16 I/O ports)
STC11L01	3.6~2.1	1K	256	2	1-2	1	N	N	Y	-	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11L02	3.6~2.1	2K	256	2	1-2	1	N	N	Y	-	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11L04	3.6~2.1	4K	256	2	1-2	1	N	N	Y	-	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11L01E	3.6~2.1	1K	256	2	1-2	1	N	N	Y	2K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP

Type 1T 8051 MCU	Operating voltage (V)	F l a s h (B)	S A R M (B)	T I M E R		D P T R	PCA/ PWM D/A	A/ D	W D T	E E P R O M (B)	Internal low voltage interrupt	Internal Reset threshold voltage can be configured	External interrupts which can wake up power down mode	timer for	Package of 16-pin (12 I/O ports)	Package of 18-pin (14 I/O ports)	Package of 20-pin (16 I/O ports)
STC11L02E	3.6~2.1	2K	256	2	1-2	1	N	N	Y	2K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11L03E	3.6~2.1	3K	256	2	1-2	1	N	N	Y	2K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11L04E	3.6~2.1	4K	256	2	1-2	1	N	N	Y	1K	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
STC11L05E	3.6~2.4	5K	256	2	1-2	1	N	N	Y	1K	Y	Y	15 6	C _Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP
IAP11L06	3.6~2.4	6K	256	2	1-2	1	N	N	Y	IAP	Y	Y	5	Y	SOP/ DIP	DIP	SOP/ DIP/ LSSOP

STC

www.STCMCU.com

Fax:86-755-82944243

Mobile:(86)13922805190 Tel:086-755-82948412 Fax:86-755-82944243

update contents:

208

www.STCMCU.com

(1)QFN-40,SOP-20/PDIP-20/LSSOP-20/DIP-18/SOP-16/PDIP-16 Package drawings (P14~20)

(2)STC11/10xx series MCU naming rules(P20-21)

(3)Global unique indetification number (ID) (P21)

(4)Internal RC Oscillator frequency (Internal clock frequency) (P23)

(5) Dedicated Timer for power-down wake-up (P29)

(6) Warm boot and cold boot reset (P34)

(7)I/O port application and its notes(P47)

(8)Instruction execution speed boost summary (P61)

(9) Application note for Timer in practice (P122)

(10)Address reference table in detail (P145)

(11)STC11/10xx MCU Notes(chapter 10) (P158)

(12)STC11/10xx series programming tools usage(chapter11) (P161)

(13)STC11/10xx series MCU electrical characteristics(appendix c) (P200)

STC MCU Limited (14)Using serial port expand I/O interface (appendix d) (P201)