Marsa Shams 810198545

1-A,B)

```
h] /home/r
  Ln#
                                                                                         _ 506000 ps →
        timescale 1ns/1ns
     p module CLAdder(input [7:0] dataA,dataB,input carryIn,output [7:0] dataOut, output carryOut);
       assign #106 {carryOut,dataOut} = dataA ^ dataB ^ carryIn ;
  5
  6
       endmodule
1 'timescale 1ns / 1ps
 3 module CLATB();
       // Inputs
       reg[7:0] dataA;
reg[7:0] dataB;
       reg carryIn;
10
       // Outputs
       wire carryOut;
12
       wire[7:0] dataOut;
13
14
         / Instantiate the 8-bit CLA
       CLAdder CLA21UT (.dataA(dataA),.dataB(dataB),.carryIn(carryIn),.carryOut(carryOut),
15
16
                             .dataOut(dataOut) );
17
18
19 initial begin
20
21
       dataA = 8'd1; dataB = 8'd2; carryIn = 1'd1;
23
       #10 dataA = 8'd2; dataB = 8'd5; carryIn = 1'd0;
24
       #10 dataA = 8'd5; dataB = 8'd6; carryIn = 1'd0;
26
       #50 $stop;
28
29 end
```

Delay:


30 endmodule

Delay:


OA


$$Vipple \Rightarrow olco = 84 \rightarrow wovet$$
 $Oleon = 77$
 $Oleon = 77$





C,D,E)





```
1 `timescale 1ns/1ns
 2 module ALUQ2( output logic signed [8:0] w,
                     output z,
4
                     input signed [8:0] A, B,
 5
                     input c
                     input [2:0] F );
                     always@(A, B, C, F)begin
w = 8'b0;
8
 9
10
                        case(F)
                                  3'b000: w = A + B;
3'b001: w = A + (B + (B >>>1));
3'b010: w = ~(A,B);
11
13
14
15
                                   3'b011: w = A+(B>>>1);
                                   3'b100: w = 8'b0;
16
                                   3'b101: w = A|B;
17
18
                                   3'b110: w = A&B;
                                  3'b111: w = (B<<<1);
default: w = 8'bx;
19
20
                        endcase
                     end
                     assign z = \sim |w|;
23 <mark>endmodule</mark>
```

1 **'timescale** 1ns
2
3 **module** tb_alu; `timescale 1ns / 1ps 4 //Inputs 5 reg[7:0] A,B; 6 reg[2:0] F; 8 //outputs
9 wire[7:0] ALU_Out;
10 wire z;
11 // Verilog code for ALU
12 integer i;
13 aluTB test_unit(
14 A,B, // ALU _unit(A,B, // ALU 8-bit Inputs F,// ALU Selection w, // ALU 8-bit Output z // Carry Out Flag 16 17); initial begin // hold reset state for 100 ns. A = 8'h0A; B = 4'h02; F = 4'h0; 18 19 20 23 end; 30 A = 8'hF6; B = 8'h0A; 32 33 end 34 35 endmodule