Marsa Shams 810198545

1-A,B)

```
/home/marsa/Verilog/CA2/CA2-1/CA2-1.sv (/CLATB/CLA21UT) - Default *
Ln#                                                          506000 ps
1  `timescale 1ns/1ns
2   module CLAdder(input [7:0] dataA,dataB ,input carryIn ,output [7:0] dataOut, output carryOut);
3
4  assign #106 {carryOut,dataOut} = dataA ^ dataB ^ carryIn ;
5
6
7
8  endmodule
```

```
1  `timescale 1ns / 1ps
2
3  module CLATB();
4
5      // Inputs
6      reg[7:0] dataA;
7      reg[7:0] dataB;
8      reg carryIn;
9
10     // Outputs
11     wire carryOut;
12     wire[7:0] dataOut;
13
14     // Instantiate the 8-bit CLA
15     CLAdder CLA21UT (.dataA(dataA),.dataB(dataB),.carryIn(carryIn),.carryOut(carryOut),
16                      .dataOut(dataOut) );
17
18
19 initial begin
20
21     dataA = 8'd1; dataB = 8'd2; carryIn = 1'd1;
22
23     #10 dataA = 8'd2; dataB = 8'd5; carryIn = 1'd0;
24
25     #10 dataA = 8'd5; dataB = 8'd6; carryIn = 1'd0;
26
27     #50 $stop;
28
29 end
30 endmodule
```

Delay:






Wave - Default
Msgs
/CLATB/dataA
/CLATB/dataB
/CLATB/carryIn
/CLATB/carryOut
/CLATB/dataOut
7
8
1
0
14
1
2
5
6
7
8
2
7
3
0
14


A0
B0
S0
C0
A1
B1
C0
S1
C1
A2
B2
C1
S2
C2
A3
B3
C2
S3
C3
C0
A0
B0
S0
S1
A1
B2
S2
A2
B2
A3
B3

C,D,E)


A[7:0]
B[7:0]
Carry
ALU
Z
F[2:0]
ω[7:0]




```verilog
`timescale 1ns/1ns
module ALUQ2( output logic signed [8:0] w,
              output z,
              input signed [8:0] A, B,
              input c
              input [2:0] F );

              always@(A, B, C, F)begin
                w = 8'b0;
                case(F)
                        3'b000: w = A + B;
                        3'b001: w = A + (B + (B >>>1));
                        3'b010: w = ~(A,B);
                        3'b011: w = A+(B>>>1);
                        3'b100: w = 8'b0;
                        3'b101: w = A|B;
                        3'b110: w = A&B;
                        3'b111: w = (B<<<1);
                        default: w = 8'bx;
                endcase
              end
              assign z = ~|w;
endmodule

```

```
`timescale 1ns / 1ps

module tb_alu;
//Inputs
 reg[7:0] A,B;
 reg[2:0] F;

//Outputs
 wire[7:0] ALU_Out;
 wire z;
 // Verilog code for ALU
 integer i;
 aluTB test_unit(
                A,B,  // ALU 8-bit Inputs
                F,// ALU Selection
                w, // ALU 8-bit Output
                z // Carry Out Flag
      );
     initial begin
     // hold reset state for 100 ns.
       A = 8'h0A;
       B = 4'h02;
       F = 4'h0;

       for (i=0;i<=8;i=i+1)
       begin
        F = F + 8'h01;
        #10;
       end;

       A = 8'hF6;
       B = 8'h0A;

     end
endmodule

```