

Marsa Shams 810198545


1-A,B)



```
h /home/marsa/Verilog/CA2/CA2-1/CA2-1.sv (/CLATB/CLA21UT) - Default *
Ln#
1 timescale 1ns/1ps
2 module CLAdder(input [7:0] dataA,dataB ,input carryIn ,output [7:0] dataOut, output carryOut);
3
4 assign #106 {carryOut,dataOut} = dataA ^ dataB ^ carryIn ;
5
6
7
8 endmodule
```

```
1 timescale 1ns / 1ps
2
3 module CLATB();
4
5 // Inputs
6 reg[7:0] dataA;
7 reg[7:0] dataB;
8 reg carryIn;
9
10 // Outputs
11 wire carryOut;
12 wire[7:0] dataOut;
13
14 // Instantiate the 8-bit CLA
15 CLAdder CLA21UT (.dataA(dataA),.dataB(dataB),.carryIn(carryIn),.carryOut(carryOut),
16 .dataOut(dataOut) );
17
18
19 initial begin
20
21 dataA = 8'd1; dataB = 8'd2; carryIn = 1'd1;
22
23 #10 dataA = 8'd2; dataB = 8'd5; carryIn = 1'd0;
24
25 #10 dataA = 8'd5; dataB = 8'd6; carryIn = 1'd0;
26
27 #50 $stop;
28
29 end
30 endmodule
```


Delay:


① A ripple $\Rightarrow d_{\text{co}} = 84 \rightarrow \text{worst}$
 $d_{\text{sum}} = 77$
 Delay = 1 FA x 4
 CLA $\Rightarrow d_{\text{ripple}} + d_{\text{gate}} = 106 \text{ ns}$
 $\frac{84}{84} \quad \frac{7+7+5+0.1+7+5+0.1}{7+7+5+0.1+7+5+0.1} = 22$
 modelsim $\Rightarrow 86 \text{ ns}$





C,D,E)





```

1 `timescale 1ns/1ns
2 module ALU2( output logic signed [8:0] w,
3             output z,
4             input signed [8:0] A, B,
5             input c
6             input [2:0] F );
7
8     always@(A, B, C, F)begin
9         w = 8'b0;
10        case(F)
11            3'b000: w = A + B;
12            3'b001: w = A + (B + (B >>>1));
13            3'b010: w = ~(A,B);
14            3'b011: w = A+(B>>>1);
15            3'b100: w = 8'b0;
16            3'b101: w = A|B;
17            3'b110: w = A&B;
18            3'b111: w = (B<<<1);
19            default: w = 8'bx;
20        endcase
21    end
22    assign z = ~|w;
23 endmodule
24

```

```

1 `timescale 1ns / 1ps
2
3 module tb_alu;
4 //Inputs
5 reg[7:0] A,B;
6 reg[2:0] F;
7
8 //Outputs
9 wire[7:0] ALU_Out;
10 wire z;
11 // Verilog code for ALU
12 integer i;
13 aluTB test_unit(
14     A,B, // ALU 8-bit Inputs
15     F, // ALU Selection
16     w, // ALU 8-bit Output
17     z // Carry Out Flag
18 );
19 initial begin
20     // hold reset state for 100 ns.
21     A = 8'h0A;
22     B = 4'h02;
23     F = 4'h0;
24
25     for (i=0;i<=8;i=i+1)
26     begin
27         F = F + 8'h01;
28         #10;|
29     end;
30
31     A = 8'hF6;
32     B = 8'h0A;
33
34     end
35 endmodule
36

```