Attempt to attach display/mouse/keyboard to VMWAVE virtual machine. HW device for this: Altera MAX10 FPGA dev kit "marsohod3"
Verilog C++ SystemVerilog C Stata Makefile Other
Permalink
Failed to load latest commit information.
4054mt48lc4m16a2
cpp
generic_fifos
sdram
.gitignore include into gitignore ipch, Release, Debug and other folders and files Jan 17, 2016
README.md
altddio_out1.bsf switch from cyclone3 to MAX10 altera chip. Our target Marsohod3 dev k… Dec 4, 2015
altddio_out1.cmp switch from cyclone3 to MAX10 altera chip. Our target Marsohod3 dev k… Dec 4, 2015
altddio_out1.inc switch from cyclone3 to MAX10 altera chip. Our target Marsohod3 dev k… Dec 4, 2015
altddio_out1.ppf
altddio_out1.qip
altddio_out1.v switch from cyclone3 to MAX10 altera chip. Our target Marsohod3 dev k… Dec 4, 2015
altddio_out1_bb.v
altddio_out1_inst.v switch from cyclone3 to MAX10 altera chip. Our target Marsohod3 dev k… Dec 4, 2015
clocks.v
ftdi.v
generic_dpram.v
hdmi.v
hvsync.v
max10.qpf switch from cyclone3 to MAX10 altera chip. Our target Marsohod3 dev k… Dec 4, 2015
max10_50.qsf
max10_50.qws
max10_50_assignment_defaults.qdf switch from cyclone3 to MAX10 altera chip. Our target Marsohod3 dev k… Dec 4, 2015
max10_8.qsf
max10_8.sdc
max10_8_assignment_defaults.qdf
mypll.bsf
mypll.ppf
mypll.qip
mypll.v
mypll_bb.v
srclist add ftdi.v into iverilog compiler list Dec 14, 2015
tb.v
tb_usb.v
tb_usb11_send.v
test.bat
test_usb.bat
top.v
usb11_ctrl.v
usb11_recv.v
usb11_send.v usb11 integrated into quartus project and so so tested Feb 22, 2016
usb11fifo.qip quartus FIFO for USB11 data in and out Feb 19, 2016
usb11fifo.v
usb11fifo_bb.v
vfifo.qip
vfifo.v make video fifo <vfifo> as normal synchronous fifo, not a showahead f… Jan 17, 2016
vfifo_bb.v
videomem_init.v
videomem_rd_req.v simplify reading framebuffer to video fifo which now is 16 bit (one w… Dec 23, 2015
wrfifo.qip create quartus native fifo (using wizard) for ftdi data queue Dec 14, 2015
wrfifo.v
wrfifo_bb.v

README.md

UsbHwThinClient4Vm

Attempt to attach display/mouse/keyboard to VMWAVE virtual machine. HW device for this: Altera MAX10 FPGA dev kit "marsohod3" Info about dev kit board is here http://www.marsohod.org/plata-marsokhod3

Board has MAX10 FPGA chip, SDRAM chip, HDMI video output and FTDI chip for connecting board to computer via USB2. FTDI allows synchronous FIFO mode writing up to 35 megabytes/sec. This should be enough to make "display".

HDMI signals connected directly to chip, so probably we cannot achieve high resolution. Anyway 1280x720 60Hz should be possible. Plan is: 1) implement HDMI video output from memory framebuffer. 1280x720 high-color (16bit per pixel) because of memory limitations. 2) develop communication protocol over FTDI sync FIFO physical transport 3) implement hw write machine which will allow writing bitmap rectangles from computer to framebuffer 4) implement USB HID (keyboard and mouse) support in FPGA. Input devices will be attached to board using "connector shield" 5) where possible make functional simulation of HW development using icarus verilog simulator 5) develop computer service (c++) which sends screen changes to attached HW thin client, injects user input on desktop. Try system in runing VMWARE virtual machine. So target would be to use single computer between 2 users. Second user should work remotely over USB HW "marsohod3" device.