













TLV2370, TLV2371, TLV2372 TLV2373, TLV2374, TLV2375

SLOS270F - MARCH 2001 - REVISED AUGUST 2016

TLV237x 500-µA/Ch, 3-MHz Rail-to-Rail Input and Output **Operational Amplifiers With Shutdown**

Features

Rail-to-Rail Input and Output

Wide Bandwidth: 3 MHz

High Slew Rate: 2.4 V/µs

Supply Voltage Range: 2.7 V to 16 V

Supply Current: 550 µA/Channel

Low-Power Shutdown Mode

I_{DD(SHDN)}: 25 μA/Channel

Input Noise Voltage: 39 nV/√Hz

Input Bias Current: 1 pA

Specified Temperature Range:

-40°C to +125°C (Industrial Grade)

Ultra-Small Packaging:


5- or 6-Pin SOT-23 (TLV2370, TLV2371)

8- or 10-Pin MSOP (TLV2372, TLV2373)

2 Applications

- White Goods
- Handheld Test Equipment
- Portable Blood Glucose Systems
- Remote Sensing
- Active Filters
- Industrial Automation
- **Battery-Powered Electronics**

Operational Amplifier



3 Description

The TLV237x single-supply operational amplifiers provide rail-to-rail input and output capability. The TLV237x takes the minimum operating supply voltage down to 2.7 V over the extended industrial temperature range while adding the rail-to-rail output swing feature. The TLV237x also provides 3-MHz bandwidth from only 550 µA. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from (±8-V supplies down to ±1.35 V) a variety of rechargeable cells.

The CMOS inputs enable use in high-impedance sensor interfaces, with the lower voltage operation making an ideal alternative for the TLC227x in battery-powered applications. The rail-to-rail input stage further increases its versatility. The TLV237x is the seventh member of a rapidly growing number of RRIO products available from TI, and it is the first to allow operation up to 16-V rails with good ac performance.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and guads in the TSSOP package.

The 2.7-V operation makes the TLV237x compatible with Li-Ion powered systems and the operating supply voltage range of many micro-power microcontrollers available today including TI's MSP430.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	PDIP (8)	9.81 mm × 6.35 mm	
	PDIP (14)	19.30 mm × 6.35 mm	
	SOIC (8)	4.90 mm × 3.91 mm	
	SOIC (14)	8.65 mm × 3.91 mm	
TLV237x	TSSOP (14)	5.00 mm × 4.40 mm	
TLV23/X	TSSOP (16)	5.00 Min x 4.40 Min	
	SOT-23 (6)	2.90 mm × 1.60 mm	
	SOT-23 (5)	2.90 mm x 1.60 mm	
	VSSOP (8)	2 00	
	VSSOP (10)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1	Features 1		8.3 Feature Description	22
2	Applications 1		8.4 Device Functional Modes	24
3	Description 1	9	Application and Implementation	25
4	Revision History2		9.1 Application Information	25
5	Device Comparison Tables 3		9.2 Typical Application	25
6	Pin Configuration and Functions	10	Power Supply Recommendations	27
7	Specifications8	11	Layout	27
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	27
	7.2 Recommended Operating Conditions		11.2 Layout Example	27
	7.3 Thermal Information: TLV2370		11.3 Power Dissipation Considerations	28
	7.4 Thermal Information: TLV2371	12	Device and Documentation Support	29
	7.5 Thermal Information: TLV2372		12.1 Documentation Support	
	7.6 Thermal Information: TLV2373		12.2 Related Links	
	7.7 Thermal Information: TLV2374		12.3 Receiving Notification of Documentation Upda	ates 29
	7.8 Thermal Information: TLV2375		12.4 Community Resources	29
	7.9 Electrical Characteristics		12.5 Trademarks	29
	7.10 Typical Characteristics		12.6 Electrostatic Discharge Caution	29
0	· · · · · · · · · · · · · · · · · · ·		12.7 Glossary	
8	Detailed Description	13	Mechanical, Packaging, and Orderable	
	8.1 Overview		Information	30
	8.2 Functional Block Diagram			
	Revision History nges from Revision E (May 2016) to Revision F			Page
	<u> </u>			<u>_</u>
С	changed names of pins 2 and 3 in TLV2372 D, DGK, and P	package	es pinout diagram	4
nan	nges from Revision D (January 2005) to Revision E			Page
	<u>- </u>			

Ch

- Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Deleted TLV2370 and TLV2371 Available Options, TLV2372 AND TLV2373 Available Options, and TLV2374 and
- Deleted Continuous total power dissipation and lead temperature specifications from Absolute Maximum Ratings table ... 8



5 Device Comparison Tables

Table 1. Selection of Signal Amplifier Products⁽¹⁾

DEVICE	V _{DD} (V)	V _{IO} (μV)	l _Q /Ch (μA)	I _{IB} (pA)	GBW (MHz)	SR (V/µs)	SHUTDOWN	RAIL-TO- RAIL	SINGLES, DUALS, QUADS
TLV237x	2.7 to 16	500	550	1	3	2.4	Yes	I/O	S, D, Q
TLC227x	4 to 16	300	1100	1	2.2	3.6	_	0	D, Q
TLV27x	2.7 to 16	500	550	1	3	2.4	_	0	S, D, Q
TLC27x	3 to 16	1100	675	1	1.7	3.6	_	_	S, D, Q
TLV246x	2.7 to 16	150	550	1300	6.4	1.6	Yes	I/O	S, D, Q
TLV247x	2.7 to 16	250	600	2	2.8	1.5	Yes	I/O	S, D, Q
TLV244x	2.7 to 10	300	725	1	1.8	1.4	_	0	D, Q


⁽¹⁾ Typical values measured at 5 V and 25°C.


Table 2. Family Package Table⁽¹⁾

	<u> </u>										
	NUMBER OF CHANNELS		PAG		UNIVERSAL						
DEVICE		PDIP	SOIC	SOT-23	TSSOP	MSOP	SHUTDOWN	EVM BOARD			
TLV2370	1	8	8	6		_	Yes				
TLV2371	1	8	8	5		_	_				
TLV2372	2	8	8	_	-	8	_	See the EVM Selection			
TLV2373	2	14	14	_	l	10	Yes	Guide			
TLV2374	4	14	14	_	14	_	_				
TLV2375	4	16	16	_	16	_	Yes				

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

6 Pin Configuration and Functions






Pin Functions: TLV2370


	PIN		I/O	DESCRIPTION	
NAME	SOT-23	SOIC, PDIP	1/0	DESCRIPTION	
GND	2	4		Ground connection	
IN-	4	2	I	Negative (inverting) input	
IN+	3	3	1	Positive (noninverting) input	
NC	_	1, 5	_	No internal connection (can be left floating)	
OUT	1	6	0	Output	
SHDN	5	8	I	Shutdown control (active low, can be left floating)	
V_{DD}	6	7	_	Positive power supply	



TLV2371 DBV Package 5-Pin SOT-23 Top View




TLV2371 D and P Packages 8-Pin SOIC and PDIP Top View



Pin Functions: TLV2371

	PIN		1/0	DESCRIPTION	
NAME	SOT-23	SOIC, PDIP	I/O	DESCRIPTION	
GND	2	4	_	Ground connection	
IN-	4	2	I	I Negative (inverting) input	
IN+	3	3	I	Positive (noninverting) input	
NC	_	1, 5, 8	_	No internal connection (can be left floating)	
OUT	1	6	0	Output	
V_{DD}	5	7	_	Positive power supply	

TLV2372 D, DGK, and P Packages 8-Pin SOIC, VSSOP, and PDIP Top View




Pin Functions: TLV2372

	PIN		
NAME	SOIC, VSSOP, PDIP	I/O	DESCRIPTION
GND	4	_	Ground connection
1IN-	2	I	Inverting input, channel 1
1IN+	3	I	Noninverting input, channel 1
2IN-	6	I	Inverting input, channel 2
2IN+	5	I	Noninverting input, channel 2
1OUT	1	0	Output, channel 1
2OUT	7	0	Output, channel 2
V_{DD}	8	_	Positive power supply


Submit Documentation Feedback



TLV2373 DGS Package 10-Pin VSSOP Top View



TLV2373 D and N Packages 14-Pin SOIC and PDIP Top View




Pin Functions: TLV2373

	PIN		1/0	DESCRIPTION	
NAME	SOIC, PDIP	VSSOP	I/O	DESCRIPTION	
GND	4	4	_	Ground connection	
1IN-	2	2	I	Inverting input, channel 1	
1IN+	3	3	I	Noninverting input, channel 1	
2IN-	12	8	I	Inverting input, channel 2	
2IN+	11	7	I	Noninverting input, channel 2	
1OUT	1	1	0	Output, channel 1	
2OUT	13	9	0	Output, channel 2	
1SHDN	6	5	I	Shutdown control, channel 1, (active low, can be left floating)	
2SHDN	9	6	I	Shutdown control, channel 2, (active low, can be left floating)	
V_{DD}	14	10	_	Positive power supply	
NC	5, 7, 8, 10	_	_	No internal connection (can be left floating)	



TLV2374 D, N, and PW Packages 14-Pin SOIC, PDIP, and TSSOP Top View




Pin Functions: TLV2374

PIN		1/0	DESCRIPTION					
NAME	SOIC, PDIP, TSSOP	1/0	DESCRIPTION					
GND	11	_	Ground connection					
1IN-	2	I	Inverting input, channel 1					
1IN+	3	I	Noninverting input, channel 1					
2IN-	6	I	Inverting input, channel 2					
2IN+	5	I	Noninverting input, channel 2					
3IN-	9	I	Inverting input, channel 3					
3IN+	10	I	Noninverting input, channel 3					
4IN-	13	I	Inverting input, channel 4					
4IN+	12	I	Noninverting input, channel 4					
1OUT	1	0	Output, channel 1					
2OUT	7	0	Output, channel 2					
3OUT	8	0	Output, channel 3					
4OUT	14	0	Output, channel 4					
V_{DD}	4	_	Positive power supply					




TLV2375 D, N, and PW Packages 16-Pin SOIC, PDIP, and TSSOP Top View



Pin Functions: TLV2375

	PIN	1/0	DECODINE	
NAME	SOIC, PDIP, TSSOP	1/0	DESCRIPTION	
GND	13	_	Ground connection	
1IN-	2	I	Inverting input, channel 1	
2IN-	6	I	Inverting input, channel 2	
3IN-	11	I	Inverting input, channel 3	
4IN-	15	I	Inverting input, channel 4	
1IN+	3	I	Noninverting input, channel 1	
2IN+	5	I	Noninverting input, channel 2	
3IN+	12	I	Noninverting input, channel 3	
4IN+	14	I	Noninverting input, channel 4	
1OUT	1	0	Output, channel 1	
2OUT	7	0	Output, channel 2	
3OUT	10	0	Output, channel 3	
4OUT	16	0	Output, channel 4	
1/2SHDN	8	I	Shutdown control, channels 1 and 2, (active low, can be left floating)	
3/4SHDN	9	I	Shutdown control, channels 3 and 4, (active low, can be left floating)	
V _{DD}	4	_	Positive power supply	

TYPICAL PIN 1 INDICATORS



If there is not a Pin 1 indicator, turn device to enable reading the symbol from the left to right. Pin 1 is at the lower left corner of the device.

Figure 1. Typical Pin 1 Indicators



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply voltage, V _{DD} ⁽²⁾		16.5	
	Differential input voltage, V _{ID}	-V _{DD}	V_{DD}	V
	Input voltage, V _I ⁽²⁾	-0.2	V _{DD} + 0.2	
Current	Input current, I _{IN}	-10	10	A
	Output current, I _O	-100	100	mA mA
Temperature	Operating free-air temperature, T _A : I-suffix	-40	125	
	Maximum junction temperature, T _J		150	°C
	Storage temperature, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted).

		MIN	MAX	UNIT
Cumply veltage V	Single supply	2.7	16	W
Supply voltage, V _{DD}	Split supply	±1.35	±8	V
Common-mode input voltage, V _{CM}		0	V_{DD}	V
Operating free-air temperature, T _A	I-suffix	-40	125	°C
Turnon voltage (shutdown pin voltage level), $V_{(O)}$	_{N)} , relative to GND pin voltage		2	V
Turnoff (shutdown pin voltage level), V _(OFF) , relat	ive to GND pin voltage	0.8		V

Submit Documentation Feedback

⁽²⁾ All voltage values, except differential voltages, are with respect to GND.



7.3 Thermal Information: TLV2370

			TLV2370				
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	D (SOIC)	P (PDIP)	UNIT		
		6 PINS	8 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	228.5	138.4	49.2	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.1	89.5	39.4	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	54.6	78.6	26.4	°C/W		
ΤιΨ	Junction-to-top characterization parameter	7.7	29.9	15.4	°C/W		
ΨЈВ	Junction-to-board characterization parameter	53.8	78.1	26.3	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.4 Thermal Information: TLV2371

	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	D (SOIC)	P (PDIP)	UNIT
		5 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	228.5	138.4	49.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.1	89.5	39.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.6	78.6	26.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.7	29.9	15.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.8	78.1	26.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Thermal Information: TLV2372

	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	P (PDIP)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.4	191.2	49.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	89.5	61.9	39.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	78.6	111.9	26.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	29.9	5.1	15.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	78.1	110.2	26.3	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.6 Thermal Information: TLV2373

			TLV2373		
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	D (SOIC)	P (PDIP)	UNIT
		10 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	166.5	67	66.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41.8	24.1	20.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	86.1	22.5	26.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	2.2	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	84.7	22.1	26.2	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.7 Thermal Information: TLV2374

	THERMAL METRIC ⁽¹⁾	D (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
		14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67	66.3	121	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	24.1	20.5	49.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.5	26.8	62.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.2	2.1	5.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.1	26.2	62.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.8 Thermal Information: TLV2375

	THERMAL METRIC ⁽¹⁾	D (SOIC)	N (PDIP)	PW (TSSOP)	UNIT
		16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	83	55.8	115.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44	43.1	50.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	40.5	35.8	60.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	11.5	27.9	7.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	40.2	35.7	60.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Documentation Feedback



7.9 Electrical Characteristics

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC PERF	ORMANCE							
		At $T_A = 25^{\circ}C$,	$V_{IC} = V_{DD}/2, V_O = V_{DD}/2, R_S = 50 \Omega$		2	4.5	mV	
V _{OS}	Input offset voltage	At $T_A = -40^{\circ}C$ $R_S = 50 \Omega$	C to +125°C, $V_{IC} = V_{DD}/2$, $V_{O} = V_{DD}/2$,			6	mV	
dV _{OS} /dT	Offset voltage drift	At $T_A = 25^{\circ}C$,	$V_{IC} = V_{DD}/2, V_O = V_{DD}/2, R_S = 50 \Omega$		2		μV/°C	
			$V_{IC} = 0$ to V_{DD}	50	68			
		V _{DD} = 2.7 V,	At $T_A = -40$ °C to +125°C, $V_{IC} = 0$ to V_{DD}	49				
		$R_S = 50 \Omega$	$V_{IC} = 0$ to $V_{DD} - 1.35 V$	56	70			
			At $T_A = -40^{\circ}\text{C}$ to +125°C, $V_{IC} = 0$ to $V_{DD} = 1.35 \text{ V}$	54				
			$V_{IC} = 0$ to V_{DD}	55	72			
CMRR	Common mode rejection ratio	V _{DD} = 5 V,	At $T_A = -40$ °C to +125°C, $V_{IC} = 0$ to V_{DD}	54			ďD	
CIVIKK	Common-mode rejection ratio	$R_S = 50 \Omega$	$V_{IC} = 0$ to $V_{DD} - 1.35 V$	67	80		dB	
			At $T_A = -40^{\circ}\text{C}$ to +125°C, $V_{IC} = 0$ to $V_{DD} = 1.35 \text{ V}$	64				
			$V_{IC} = 0$ to V_{DD}	64	82			
		V _{DD} = 15 V,	At $T_A = -40$ °C to +125°C, $V_{IC} = 0$ to V_{DD}	63				
		$R_S = 50 \Omega$	$V_{IC} = 0$ to $V_{DD} - 1.35 V$	67	84			
			At $T_A = -40^{\circ}\text{C}$ to +125°C, $V_{IC} = 0$ to $V_{DD} = 1.35 \text{ V}$	66				
		$V_{DD} = 2.7 \text{ V},$		98	106			
		$V_{O(PP)} = V_{DD}/2,$ $R_L = 10 \text{ k}\Omega$	At $T_A = -40^{\circ}\text{C}$ to +125°C	76				
		V _{DD} = 5 V,		100	110			
A_{VD}	Large-signal differential voltage amplification	$V_{O(PP)} = V_{DD}/2,$ $R_L = 10 \text{ k}\Omega$	At $T_A = -40^{\circ}\text{C}$ to +125°C	86			dB	
		V _{DD} = 15 V,		81 83				
		$V_{O(PP)} = V_{DD}/2,$ $R_L = 10 \text{ k}\Omega$	At $T_A = -40^{\circ}C$ to +125°C	79				
INPUT CH	IARACTERISTICS							
		V _{DD} = 15 V,			1	60		
I _{OS}	Input offset current	$V_{IC} = V_{O} =$	At T _A = 70°C			100	pΑ	
		V _{DD} /2	At T _A = 125°C			1000		
		$V_{DD} = 15 V,$			1	60		
I _B	Input bias current	$V_{IC} = V_{O} = V_{DD}/2$	At T _A = 70°C			100	pΑ	
		יטטיב-	At T _A = 125°C			1000		
	Differential input resistance				1000		GΩ	
	Common-mode input capacitance	f = 21 kHz			8		pF	



Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT	CHARACTERISTICS							
			At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	2.55	2.58			
		$V_{DD} = 2.7 \text{ V}$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	2.48				
			At $T_A = 25^{\circ}C$, $V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	4.9	4.93			
		$V_{DD} = 5 V$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	4.85				
			At $T_A = 25^{\circ}C$, $V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	14.92	14.96			
,	High level output voltage	V _{DD} = 15 V	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OH} = -1$ mA	14.9				
/он	High-level output voltage		At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OH} = -5$ mA	1.9	2		V	
		$V_{DD} = 2.7 \text{ V}$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OH} = -5$ mA	1.6				
			At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OH} = -5$ mA	4.6	4.68			
		$V_{DD} = 5 V$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OH} = -5$ mA	4.5				
			At $T_A = 25^{\circ}C$, $V_{IC} = V_{DD}/2$, $I_{OH} = -5 \text{ mA}$	14.7	14.8			
		V _{DD} = 15 V	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OH} = -5$ mA	14.6				
			At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA		0.1	0.15		
		$V_{DD} = 2.7 \text{ V}$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA			0.22		
			At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA		0.05	0.1		
		$V_{DD} = 5 V$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA			0.15		
			At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA		0.05	0.08		
,	Low lovel output valtage	V _{DD} = 15 V	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OL} = 1$ mA			0.1		
/ _{OL}	Low-level output voltage		At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OL} = 5$ mA		0.52	0.7	V	
		$V_{DD} = 2.7 \text{ V}$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OL} = 5$ mA			1.1		
			At $T_A = 25^{\circ}C$, $V_{IC} = V_{DD}/2$, $I_{OL} = 5 \text{ mA}$		0.28	0.4		
		$V_{DD} = 5 V$	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OL} = 5$ mA			0.5		
			At $T_A = 25$ °C, $V_{IC} = V_{DD}/2$, $I_{OL} = 5$ mA		0.19	0.3		
		V _{DD} = 15 V	At $T_A = -40$ °C to +125°C, $V_{IC} = V_{DD}/2$, $I_{OL} = 5$ mA			0.35		
		$V_{DD} = 2.7 \text{ V},$	Positive rail		4			
		$V_0 = 0.5 \text{ V}$ from rail	Negative rail		5			
		$V_{DD} = 5 V$	Positive rail		7			
0	Output current	$V_O = 0.5 V$ from rail	Negative rail	8 16			mA	
		$V_{DD} = 15 \text{ V},$	Positive rail					
		$V_0 = 0.5 \text{ V}$ from rail	Negative rail		15			



Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLY						
		V _{DD} = 2.7 V, V	$V_O = V_{DD}/2$		470	560	
	Cumply augrent (nor shannel)	$V_{DD} = 5 \text{ V}, V_{C}$	$_{\rm D} = V_{\rm DD}/2$		550	660	
I _{DD}	Supply current (per channel)	V _{DD} = 15 V,	At T _A = 25°C		750	900	μΑ
		$V_O = V_{DD}/2$	At $T_A = -40$ °C to $+125$ °C			1200	
		$V_{DD} = 2.7 \text{ V}$	At $T_A = 25^{\circ}C$	70	80		
PSRR	Power-supply rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	to 15 V, $V_{IC} = V_{DD}/2$, no load	At $T_A = -40^{\circ}\text{C}$ to +125°C	65			dB
DYNAMIC	C PERFORMANCE						
		V _{DD} = 2.7 V	$R_L = 2 \text{ k}\Omega$, $C_L = 10 \text{ pF}$		2.4		
UGBW	Unity gain bandwidth	V _{DD} = 5 V to 15 V	$R_L = 2 \text{ k}\Omega, C_L = 10 \text{ pF}$		3		MHz
			At $T_A = 25^{\circ}C$, $V_{O(PP)} = V_{DD}/2$, $C_L = 50$ pF, $R_L = 10$ k Ω	1.4	2		
		V _{DD} = 2.7 V	At $T_A = -40^{\circ}C$ to +125°C, $V_{O(PP)} = V_{DD}/2$, $C_L = 50$ pF, $R_L = 10$ k Ω	1			
			At $T_A = 25^{\circ}C$, $V_{O(PP)} = V_{DD}/2$, $C_L = 50 \text{ pF}$, $R_L = 10 \text{ k}\Omega$	1.6	2.4		
SR	Slew rate at unity gain	V _{DD} = 5 V	At $T_A = -40$ °C to +125°C, $V_{O(PP)} = V_{DD}/2$, $C_L = 50$ pF, $R_L = 10$ k Ω	1.2		V/µs	V/µs
			At $T_A = 25^{\circ}C$, $V_{O(PP)} = V_{DD}/2$, $C_L = 50 \text{ pF}$, $R_L = 10 \text{ k}\Omega$	1.9	2.1		
		V _{DD} = 15 V	At $T_A = -40$ °C to +125°C, $V_{O(PP)} = V_{DD}/2$, $C_L = 50$ pF, $R_L = 10$ k Ω	1.4			
φm	Phase margin	$R_L = 2 k\Omega, C_L$	= 100 pF		65		0
	Gain margin	$R_L = 2 k\Omega, C_L$	= 10 pF		18		dB
ŧ	Settling time		$V_{DD} = 2.7 \text{ V}, V_{(STEP)PP} = 1 \text{ V}, A_{V} = -1,$ $C_{L} = 10 \text{ pF}, R_{L} = 2 \text{ k}\Omega, 0.1\%$				ше
t _s	Setuling time		$S_{L} = 2 k\Omega, 0.1\%$		2		μs



Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NOISE, DI	STORTION PERFORMANCE						
			$V_{O(PP)} = V_{DD}/2 \text{ V}, R_L = 2 \text{ k}\Omega,$ f = 10 kHz, A _V = 1		0.02%		
		V _{DD} = 2.7 V	$\begin{split} V_{O(PP)} &= V_{DD}/2 \ V, \ R_L = 2 \ k\Omega, \\ f &= 10 \ kHz, \ A_V = 10 \end{split}$		0.05%		
THD + N	Total harmonic distortion plus		$V_{O(PP)} = V_{DD}/2 \text{ V}, R_L = 2 \text{ k}\Omega,$ f = 10 kHz, A _V = 100		0.18%		
	noise		$V_{O(PP)} = V_{DD}/2 \text{ V}, R_L = 2 \text{ k}\Omega,$ f = 10 kHz, A _V = 1		0.02%		
		V _{DD} = 5 V, 15 V	$V_{O(PP)} = V_{DD}/2 \text{ V}, R_L = 2 \text{ k}\Omega,$ f = 10 kHz, $A_V = 10$		0.09%		
			$V_{O(PP)} = V_{DD}/2 \text{ V}, R_L = 2 \text{ k}\Omega,$ f = 10 kHz, A _V = 100		0.5%		
\ /	Equivalent input noise	f = 1 kHz		39			
V _n	voltage	f = 10 kHz			- nV/√Hz		
l _n	Equivalent input noise current	f = 1 kHz			0.6		fA/√Hz
SHUTDOV	VN CHARACTERISTICS	I.		,		'	
		$V_{DD} = 2.7 V,$	At T _A = 25°C		25	30	
I _{DD(SHDN)}	Supply current in shutdown mode (TLV2370, TLV2373,	$\frac{5 \text{ V},}{\text{SHDN}} = 0 \text{ V}$	At $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$			35 µA	
IDD(SHDN)	TLV2375) (per channel)	<u>V_{DD} = 15 V</u> ,	At T _A = 25°C		40 45		μ, τ
		$\overline{SHDN} = 0 \text{ V}$	At $T_A = -40$ °C to +125°C			50	
t _(on)	Amplifier turnon time ⁽¹⁾	$R_L = 2 k\Omega$			0.8		μs
t _(off)	Amplifier turnoff time ⁽¹⁾	$R_L = 2 k\Omega$			1		μs

⁽¹⁾ Disable time and enable time are defined as the interval between application of the logic signal to the SHDN terminal and the point at which the supply current has reached one half of its final value.




7.10 Typical Characteristics


Table 3. Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	vs Common-mode input voltage	Figure 2, Figure 3, Figure 4
CMRR	Common-mode rejection ratio	vs Frequency	Figure 5
	Input bias and offset current	vs Free-air temperature	Figure 6
V _{OL}	Low-level output voltage	vs Low-level output current	Figure 7, Figure 9, Figure 11
V _{OH}	High-level output voltage	vs High-level output current	Figure 8, Figure 10, Figure 12
V _{O(PP)}	Peak-to-peak output voltage	vs Frequency	Figure 13
I _{DD}	Supply current	vs Supply voltage	Figure 14
PSRR	Power supply rejection ratio	vs Frequency	Figure 15
A _{VD}	Differential voltage gain and phase	vs Frequency	Figure 16
	Gain-bandwidth product	vs Free-air temperature	Figure 17
00	Olemente	vs Supply voltage	Figure 18
SR	Slew rate	vs Free-air temperature	Figure 19
φm	Phase margin	vs Capacitive load	Figure 20
V _n	Equivalent input noise voltage	vs Frequency	Figure 21
	Voltage-follower large-signal pulse response		Figure 22, Figure 23
	Voltage-follower small-signal pulse response		Figure 24
	Inverting large-signal response		Figure 25, Figure 26
	Inverting small-signal response		Figure 27
	Crosstalk	vs Frequency	Figure 28
	Shutdown forward & reverse isolation	vs Frequency	Figure 29
I _{DD(SHDN)}	Shutdown supply current	vs Supply voltage	Figure 30
I _{DD(SHDN)}	Shutdown pin leakage current	vs Shutdown pin voltage	Figure 31
I _{DD(SHDN)}	Shutdown supply current, output voltage	vs Time	Figure 32, Figure 33












Submit Documentation Feedback

















8 Detailed Description

8.1 Overview

The TLV237x single-supply CMOS operational amplifiers provide rail-to-rail input and output capability with 3-MHz bandwidth. Consuming only 550 μ A the TLV237x is the perfect choice for portable and battery-operated applications. The maximum recommended supply voltage is 16 V, which allows the devices to be operated from (±8-V supplies down to ±1.35 V) a variety of rechargeable cells. The rail-to-rail inputs with high input impedance make the TLV237x ideal for sensor signal-conditioning applications.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Rail-to-Rail Input Operation

The TLV237x input stage consists of two differential transistor pairs, NMOS and PMOS, that operate together to achieve rail-to-rail input operation. The transition point between these two pairs can be seen in Figure 2, Figure 3, and Figure 4 for a 2.7-V, 5-V, and 15-V supply. As the common-mode input voltage approaches the positive supply rail, the input pair switches from the PMOS differential pair to the NMOS differential pair. This transition occurs approximately 1.35 V from the positive rail and results in a change in offset voltage due to different device characteristics between the NMOS and PMOS pairs. If the input signal to the device is large enough to swing between both rails, this transition results in a reduction in common-mode rejection ratio (CMRR). If the input signal does not swing between both rails, it is best to bias the signal in the region where only one input pair is active. This is the region in Figure 2 through Figure 4 where the offset voltage varies slightly across the input range and optimal CMRR can be achieved. This has the greatest impact when operating from a 2.7-V supply voltage.

8.3.2 Driving a Capacitive Load

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, TI recommends that a resistor be placed in series (RNULL) with the output of the amplifier, as shown in Figure 34. A minimum value of 20 Ω should work well for most applications.

Submit Documentation Feedback



Feature Description (continued)





Figure 34. Driving a Capacitive Load

8.3.3 Offset Voltage

The output offset voltage, (VOO) is the sum of the input offset voltage (VIO) and both input bias currents (IIB) times the corresponding gains. Figure 35 can be used to calculate the output offset voltage:



$$V_{OO} = V_{IO} \left[1 + \left| \frac{R_F}{R_G} \right| \right] \pm I_{IB+} R_S \left[1 + \left| \frac{R_F}{R_G} \right| \right] \pm I_{IB-} R_F$$

Figure 35. Output Offset Voltage Model

8.3.4 General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 36).




Figure 36. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier must have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.

Feature Description (continued)




Figure 37. 2-Pole Low-Pass Sallen-Key Filter

8.3.5 Shutdown Function

Three members of the TLV237x family (TLV2370, TLV2373, and TLV2375) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 25 μ A/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, take care to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown.

8.4 Device Functional Modes

The TLV2371, TLV2372, and TLV2374 have a single functional mode. These devices are operational as long as the power-supply voltage is between 2.7 V (±1.35 V) and 16 V (±8 V).

The TLV2370, TLV2373, and TLV2375 are likewise operational as long as the power-supply voltage is between 2.7 V (± 1.35 V) and 16 V (± 8 V), additionally these devices also have a shutdown capability. When the shutdown control pin is driven below 0.8 V above ground, the device is in shutdown. If the shutdown control pin voltage is driven to greater than 2 V above ground, the device is in its normal operating mode. See *Shutdown Function* for additional information regarding shutdown operation.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

When designing for low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors can react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. Use of a feedback capacitor assures stability and limits overshoot or gain peaking.

9.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in Figure 38. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor R_I and the feedback resistor R_F.




Figure 38. Application Schematic

9.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range (V_{CM}) and the output voltage swing to the rails (V_O) must also be considered. For instance, this application scales a signal of ± 0.5 V (1 V) to ± 1.8 V (3.6 V). Setting the supply at ± 2.5 V is sufficient to accommodate this application.

9.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{V} = \frac{V_{OUT}}{V_{IN}}$$

$$A_{V} = \frac{1.8}{-0.5} = -3.6$$
(1)

When the desired gain is determined, choose a value for R_I or R_F . Choosing a value in the $k\Omega$ range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures the device does not draw too much current. The trade-off is that very large resistors (100s of $k\Omega$) draw the smallest current but generate the highest noise. Very small resistors (100s of Ω) generate low noise but draw high current. This example uses 10 $k\Omega$ for R_I , meaning 36 $k\Omega$ is used for R_F . These values are determined by Equation 3:



Typical Application (continued)

$$A_{V} = -\frac{R_{F}}{R_{I}} \tag{3}$$

9.2.3 Application Curve




Figure 39. Inverting Amplifier Input and Output



10 Power Supply Recommendations

The TLV237x family is specified for operation from 2.7 V to 15 V (± 1.35 V to ± 7.5 V); many specifications apply from -40° C to $+125^{\circ}$ C. The *Typical Characteristics* presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 16 V can permanently damage the device (see the *Absolute Maximum Ratings* table).

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement; see *Layout*.

11 Layout

11.1 Layout Guidelines

To achieve the levels of high performance of the TLV237x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—TI highly recommends using a ground plane on the board to provide all components with a
 low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane
 can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor must be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is
 the best implementation.
- Short trace runs and compact part placements—Optimum high performance is achieved when stray series
 inductance has been minimized. To realize this, the circuit layout must be made as compact as possible,
 thereby minimizing the length of all trace runs. Pay particular attention to the inverting input of the amplifier.
 Its length must be kept as short as possible. This helps to minimize stray capacitance at the input of the
 amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, TI recommends that the lead lengths be kept as
 short as possible.

11.2 Layout Example





Figure 40. Schematic Representation

Layout Example (continued)



Copyright © 2016, Texas Instruments Incorporated

Figure 41. Operational Amplifier Board Layout for Noninverting Configuration

11.3 Power Dissipation Considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 42 and is calculated by Equation 4:

$$P_{D} = \left[\frac{T_{MAX} - T_{A}}{\theta_{JA}} \right]$$

where

- P_D = Maximum power dissipation of TLV237x IC (watts)
- T_{MAX} = Absolute maximum junction temperature (150°C)
- T_A = Free-ambient air temperature (°C)
- θ_{JA} = θ_{JC} (Thermal coefficient from junction to case) + θ_{CA} (Thermal coefficient from case to ambient air (°C/W))
 (4)

2 PDIP Package Low-K Test PCB T_J = 150°C Maximum Power Dissipation (W) 1.75 104°C/W 1.5 SOIC Package Low-K Test PCB MSOP Package Low-K Test PCB 1.25 θ_{JA} = 176°C/W = 260°C/W 0.75 0.5 SOT-23 Package 0.25 Low-K Test PCB θ_{JA} = 324°C/W 0 -55 -40 -25 -10 5 20 35 50 65 80 95 110 125 Temperature (°C)

Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 42. Maximum Power Dissipation vs Free-Air Temperature



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

EVM Selection Guide (SLOU060)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

SUPPORT & TOOLS & PRODUCT FOLDER **PARTS SAMPLE & BUY DOCUMENTS SOFTWARE** COMMUNITY TLV2370 Click here Click here Click here Click here Click here TLV2371 Click here Click here Click here Click here Click here TLV2372 Click here Click here Click here Click here Click here TLV2373 Click here Click here Click here Click here Click here TLV2374 Click here Click here Click here Click here Click here TLV2375 Click here Click here Click here Click here Click here

Table 4. Related Links

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





17-Jul-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2370ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23701	Samples
TLV2370IDBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBFI	Samples
TLV2370IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBFI	Samples
TLV2370IDBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBFI	Samples
TLV2370IDBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBFI	Samples
TLV2370IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23701	Samples
TLV2370IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	23701	Samples
TLV2371ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23711	Samples
TLV2371IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBGI	Samples
TLV2371IDBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBGI	Samples
TLV2371IDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBGI	Samples
TLV2371IDBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VBGI	Samples
TLV2371IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23711	Samples
TLV2371IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23711	Samples
TLV2371IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23711	Samples
TLV2371IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	23711	Samples





www.ti.com

17-Jul-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2371IPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	23711	Sample
TLV2372ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	NIPDAU	NIPDAU Level-1-260C-UNLIM		23721	Sample
TLV2372IDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	APG	Sample
TLV2372IDGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	APG	Sample
TLV2372IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	APG	Samples
TLV2372IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	NIPDAU Level-1-260C-UNLIM		APG	Samples
TLV2372IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	PDAU Level-1-260C-UNLIM		23721	Samples
TLV2372IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23721	Samples
TLV2372IP	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	23721	Samples
TLV2372IPE4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	23721	Samples
TLV2373ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23731	Samples
TLV2373IDGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	API	Samples
TLV2373IDGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	API	Samples
TLV2373IDGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	NIPDAU Level-1-260C-UNLIM		-40 to 125	API	Samples
TLV2373IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU Level-1-260C-UNL		-40 to 125	23731	Samples
TLV2373IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23731	Samples
TLV2373IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	TLV2373I	Samples



17-Jul-2020



www.ti.com

Orderable Device	Status (1)			Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV2374ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23741	Sample
TLV2374IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23741	Sample
TLV2374IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23741	Sample
TLV2374IN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	23741	Sample
TLV2374IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23741	Sample
TLV2374IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23741	Sample
TLV2374IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23741	Sample
TLV2374IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23741	Sample
TLV2375ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23751	Sample
TLV2375IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23751	Sample
TLV2375IN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	23751	Sample
TLV2375IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23751	Sample
TLV2375IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23751	Sample
TLV2375IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	23751	Sample

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM



17-Jul-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2371, TLV2372, TLV2374:

Automotive: TLV2371-Q1, TLV2372-Q1, TLV2374-Q1

Enhanced Product: TLV2371-EP, TLV2374-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2370IDBVR	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2370IDBVT	SOT-23	DBV	6	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TLV2370IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2371IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV2371IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV2371IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2372IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2372IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2372IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV2373IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2373IDGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2373IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2374IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV2374IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV2375IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TLV2375IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2370IDBVR	SOT-23	DBV	6	3000	182.0	182.0	20.0
TLV2370IDBVT	SOT-23	DBV	6	250	182.0	182.0	20.0
TLV2370IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2371IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV2371IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV2371IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2372IDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TLV2372IDGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
TLV2372IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV2373IDGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TLV2373IDGSR	VSSOP	DGS	10	2500	364.0	364.0	27.0
TLV2373IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV2374IDR	SOIC	D	14	2500	333.2	345.9	28.6
TLV2374IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TLV2375IDR	SOIC	D	16	2500	333.2	345.9	28.6
TLV2375IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.







^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated